## Chapter 4

# 16-Bit MSP430X CPU

This chapter describes the extended MSP430X 16-bit RISC CPU with 1-MB memory access, its addressing modes, and instruction set. The MSP430X CPU is implemented in all MSP430 devices that exceed 64-KB of address space.

Topio	e Page	Э
4.1	CPU Introduction 4-2	2
4.2	Interrupts 4-4	ļ
4.3	CPU Registers 4-5	;
4.4	Addressing Modes 4-15	;
4.5	MSP430 and MSP430X Instructions 4-36	;
4.6	Instruction Set Description 4-58	;

## 4.1 CPU Introduction

The MSP430X CPU incorporates features specifically designed for modern programming techniques such as calculated branching, table processing and the use of high-level languages such as C. The MSP430X CPU can address a 1-MB address range without paging. In addition, the MSP430X CPU has fewer interrupt overhead cycles and fewer instruction cycles in some cases than the MSP430 CPU, while maintaining the same or better code density than the MSP430 CPU. The MSP430X CPU is completely backwards compatible with the MSP430 CPU.

The MSP430X CPU features include:

- BISC architecture.
- Orthogonal architecture.
- □ Full register access including program counter, status register and stack pointer.
- Single-cycle register operations.
- Large register file reduces fetches to memory.
- 20-bit address bus allows direct access and branching throughout the entire memory range without paging.
- □ 16-bit data bus allows direct manipulation of word-wide arguments.
- Constant generator provides the six most often used immediate values and reduces code size.
- Direct memory-to-memory transfers without intermediate register holding.
- Byte, word, and 20-bit address-word addressing

The block diagram of the MSP430X CPU is shown in Figure 4-1.





## 4.2 Interrupts

The MSP430X uses the same interrupt structure as the MSP430:

- U Vectored interrupts with no polling necessary
- Interrupt vectors are located downward from address 0FFFEh

Interrupt operation for both MSP430 and MSP430X CPUs is described in *Chapter 2 System Resets, Interrupts, and Operating modes, Section 2 Interrupts.* The interrupt vectors contain 16-bit addresses that point into the lower 64-KB memory. This means all interrupt handlers must start in the lower 64-KB memory – even in MSP430X devices.

During an interrupt, the program counter and the status register are pushed onto the stack as shown in Figure 4–2. The MSP430X architecture efficiently stores the complete 20-bit PC value by automatically appending the PC bits 19:16 to the stored SR value on the stack. When the RETI instruction is executed, the full 20-bit PC is restored making return from interrupt to any address in the memory range possible.

Figure 4–2. Program Counter Storage on the Stack for Interrupts



## 4.3 CPU Registers

The CPU incorporates sixteen registers R0 to R15. Registers R0, R1, R2, and R3 have dedicated functions. R4 to R15 are working registers for general use.

## 4.3.1 The Program Counter PC

The 20-bit program counter (PC/R0) points to the next instruction to be executed. Each instruction uses an even number of bytes (two, four, six or eight bytes), and the PC is incremented accordingly. Instruction accesses are performed on word boundaries, and the PC is aligned to even addresses. Figure 4–3 shows the program counter.

Figure 4–3. Program Counter PC



The PC can be addressed with all instructions and addressing modes. A few examples:

MOV.W	#LABEL,PC	;	Branch	to	address	LABEL	(lower	64	KB)
MOVA	#LABEL,PC	;	Branch	to	address	LABEL	(1MB me	emoi	cy)
MOV.W	LABEL, PC	; ;	Branch (lower	to 64	address KB)	in wor	d LABEI	L	
MOV.W	@R14,PC	; ;	Branch R14 (lo	ind wer	lirect to 64 KB)	addre	ss in		
ADDA	#4,PC	;	Skip two	o w	ords (1	MB mem	ory)		

The BR and CALL instructions reset the upper four PC bits to 0. Only addresses in the lower 64-KB address range can be reached with the BR or CALL instruction. When branching or calling, addresses beyond the lower 64-KB range can only be reached using the BRA or CALLA instructions. Also, any instruction to directly modify the PC does so according to the used addressing mode. For example, MOV.W #value, PC will clear the upper four bits of the PC because it is a .W instruction.

The program counter is automatically stored on the stack with CALL, or CALLA instructions, and during an interrupt service routine. Figure 4–4 shows the storage of the program counter with the return address after a CALLA instruction. A CALL instruction stores only bits 15:0 of the PC.





The RETA instruction restores bits 19:0 of the program counter and adds 4 to the stack pointer. The RET instruction restores bits 15:0 to the program counter and adds 2 to the stack pointer.

## 4.3.2 Stack Pointer (SP)

The 20-bit stack pointer (SP/R1) is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a predecrement, postincrement scheme. In addition, the SP can be used by software with all instructions and addressing modes. Figure 4–5 shows the SP. The SP is initialized into RAM by the user, and is always aligned to even addresses.

Figure 4–6 shows the stack usage. Figure 4–7 shows the stack usage when 20-bit address-words are pushed.

19			1	0
		Stack Pointer Bits 19 to 1		0
MOV.W	2(SP),R6	; Copy Item I2 to R6		
MOV.W	R7,0(SP)	; Overwrite TOS with R7		
PUSH	#0123h	; Put 0123h on stack		
POP	R8	; R8 = 0123h		











The special cases of using the SP as an argument to the PUSH and POP instructions are described and shown in Figure 4-8.

#### Figure 4–8. PUSH SP - POP SP Sequence





a PUSH SP instruction.

The stack pointer is changed after The stack pointer is not changed after a POP SP instruction. The POP SP instruction places SP1 into the stack pointer SP (SP2=SP1)

## 4.3.3 Status Register (SR)

The 16-bit status register (SR/R2), used as a source or destination register, can only be used in register mode addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 4–9 shows the SR bits. Do not write 20-bit values to the SR. Unpredictable operation can result.





Table 4–1 describes the status register bits.

#### Table 4–1. Description of Status Register Bits

Bit	Description						
Reserved	Reserved	Reserved					
V	Overflow bit. This bit is set when overflows the signed-variable ra	n the result of an arithmetic operation inge.					
	ADD(.B), ADDX(.B,.A),Set when:ADDC(.B), ADDCX(.B.A),positive + positive = negativeADDAnegative + negative = positiveotherwise reset						
	<pre>SUB(.B), SUBX(.B,.A), SUBC(.B),SUBCX(.B,.A), SUBA, CMP(.B), CMPX(.B,.A), CMPA</pre>	Set when: positive – negative = negative negative – positive = positive otherwise reset					
SCG1	System clock generator 1. This bit, when set, turns off the DCO dc generator if DCOCLK is not used for MCLK or SMCLK.						
SCG0	System clock generator 0. This control.	bit, when set, turns off the FLL+ loop					
OSCOFF	Oscillator Off. This bit, when set, turns off the LFXT1 crystal oscillator when LFXT1CLK is not used for MCLK or SMCLK.						
CPUOFF	CPU off. This bit, when set, turn	s off the CPU.					
GIE	General interrupt enable. This bit, when set, enables maskable inter- rupts. When reset, all maskable interrupts are disabled.						
Ν	Negative bit. This bit is set when and cleared when the result is p	n the result of an operation is negative ositive.					

Bit	Description
Z	Zero bit. This bit is set when the result of an operation is zero and cleared when the result is not zero.
С	Carry bit. This bit is set when the result of an operation produced a carry and cleared when no carry occurred.

## 4.3.4 The Constant Generator Registers CG1 and CG2

Six commonly used constants are generated with the constant generator registers R2 (CG1) and R3 (CG2), without requiring an additional 16-bit word of program code. The constants are selected with the source register addressing modes (As), as described in Table 4–2.

Register	As	Constant	Remarks
R2	00	-	Register mode
R2	01	(0)	Absolute address mode
R2	10	00004h	+4, bit processing
R2	11	00008h	+8, bit processing
R3	00	00000h	0, word processing
R3	01	00001h	+1
R3	10	00002h	+2, bit processing
R3	11	FFh, FFFFh, FFFFFh	-1, word processing

Table 4–2. Values of Constant Generators CG1, CG2

The constant generator advantages are:

- No special instructions required
- No additional code word for the six constants
- No code memory access required to retrieve the constant

The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.

#### **Constant Generator – Expanded Instruction Set**

The RISC instruction set of the MSP430 has only 27 instructions. However, the constant generator allows the MSP430 assembler to support 24 additional, emulated instructions. For example, the single-operand instruction:

CLR dst

is emulated by the double-operand instruction with the same length:

MOV R3,dst

where the #0 is replaced by the assembler, and R3 is used with As=00.

INC dst

is replaced by:

ADD 0(R3),dst

## 4.3.5 The General Purpose Registers R4 to R15

The twelve CPU registers R4 to R15, contain 8-bit, 16-bit, or 20-bit values. Any byte-write to a CPU register clears bits 19:8. Any word-write to a register clears bits 19:16. The only exception is the SXT instruction. The SXT instruction extends the sign through the complete 20-bit register.

The following figures show the handling of byte, word and address-word data. Note the reset of the leading MSBs, if a register is the destination of a byte or word instruction.

Figure 4–10 shows byte handling (8-bit data, .B suffix). The handling is shown for a source register and a destination memory byte and for a source memory byte and a destination register.





Figure 4–11 and Figure 4–12 show 16-bit word handling (.W suffix). The handling is shown for a source register and a destination memory word and for a source memory word and a destination register.

## Figure 4–11. Register-Word Operation



Figure 4–12. Word-Register Operation



Figure 4–13 and Figure 4–14 show 20-bit address-word handling (.A suffix). The handling is shown for a source register and a destination memory address-word and for a source memory address-word and a destination register.





Register – Address-Word Operation

Figure 4–14. Address-Word – Register Operation



Address-Word – Register Operation

## 4.4 Addressing Modes

Seven addressing modes for the source operand and four addressing modes for the destination operand use 16-bit or 20-bit addresses. The MSP430 and MSP430X instructions are usable throughout the entire 1-MB memory range.

		~	<b>/</b> D				
Inhin	רי ה	COUR		otinot	tion	1 ddro	anna
IADIE	47		:елле	SILIA		АШИН	55000
iuoio		Court		ound		10010	001119

As/Ad	Addressing Mode	Syntax	Description
00/0	Register mode	Rn	Register contents are operand
01/1	Indexed mode	X(Rn)	(Rn + X) points to the operand. X is stored in the next word, or stored in combination of the preceding extension word and the next word.
01/1	Symbolic mode	ADDR	(PC + X) points to the operand. X is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode X(PC) is used.
01/1	Absolute mode	&ADDR	The word following the instruction contains the absolute address. X is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode X(SR) is used.
10/-	Indirect register mode	@Rn	Rn is used as a pointer to the operand.
11/–	Indirect autoincrement	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions. by 2 for .W instructions, and by 4 for .A instructions.
11/–	Immediate mode	#N	N is stored in the next word, or stored in combination of the preceding extension word and the next word. Indirect autoincrement mode @PC+ is used.

The seven addressing modes are explained in detail in the following sections. Most of the examples show the same addressing mode for the source and destination, but any valid combination of source and destination addressing modes is possible in an instruction.

#### Note: Use of Labels EDE, TONI, TOM, and LEO

Throughout MSP430 documentation *EDE, TONI, TOM, and LEO* are used as generic labels. They are only labels. They have no special meaning.

#### 4.4.1 Register Mode

Operation: The operand is the 8-, 16-, or 20-bit content of the used CPU register.

Length: One, two, or three words

- Comment: Valid for source and destination
- Byte operation: Byte operation reads only the 8 LSBs of the source register Rsrc and writes the result to the 8 LSBs of the destination register Rdst. The bits Rdst.19:8 are cleared. The register Rsrc is not modified.
- Word operation: Word operation reads the 16 LSBs of the source register Rsrc and writes the result to the 16 LSBs of the destination register Rdst. The bits Rdst.19:16 are cleared. The register Rsrc is not modified.
- Address-Word operation: Address-word operation reads the 20 bits of the source register Rsrc and writes the result to the 20 bits of the destination register Rdst. The register Rsrc is not modified
- SXT Exception: The SXT instruction is the only exception for register operation. The sign of the low byte in bit 7 is extended to the bits Rdst.19:8.

Example: BIS.W R5,R6 ;

This instruction logically ORs the 16-bit data contained in R5 with the 16-bit contents of R6. R6.19:16 is cleared.



Example: BISX.A R5,R6 ;

This instruction logically ORs the 20-bit data contained in R5 with the 20-bit contents of R6.

The extension word contains the A/L-bit for 20-bit data. The instruction word uses byte mode with bits A/L:B/W = 01. The result of the instruction is:



AA550h.or.11111h = BB551h

#### 4.4.2 Indexed Mode

The Indexed mode calculates the address of the operand by adding the signed index to a CPU register. The Indexed mode has three addressing possibilities:

- Indexed mode in lower 64-KB memory
- MSP430 instruction with Indexed mode addressing memory above the lower 64-KB memory.
- MSP430X instruction with Indexed mode

#### Indexed Mode in Lower 64 KB Memory

If the CPU register Rn points to an address in the lower 64 KB of the memory range, the calculated memory address bits 19:16 are cleared after the addition of the CPU register Rn and the signed 16-bit index. This means, the calculated memory address is always located in the lower 64 KB and does not overflow or underflow out of the lower 64-KB memory space. The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications as shown in Figure 4–15.

Figure 4–15. Indexed Mode in Lower 64 KB



Comment: Valid for source and destination. The assembler calculates the register index and inserts it.

Example: ADD.B 1000h(R5), 0F000h(R6);

The previous instruction adds the 8-bit data contained in source byte 1000h(R5) and the destination byte 0F000h(R6) and places the result into the destination byte. Source and destination bytes are both located in the lower 64 KB due to the cleared bits 19:16 of registers R5 and R6.

Source: The byte pointed to by R5 + 1000h results in address 0479Ch + 1000h = 0579Ch after truncation to a 16-bit address.

Destination:

The byte pointed to by R6 + F000h results in address 01778h + F000h = 00778h after truncation to a 16-bit address.



## MSP430 Instruction with Indexed Mode in Upper Memory

If the CPU register Rn points to an address above the lower 64-KB memory, the Rn bits 19:16 are used for the address calculation of the operand. The operand may be located in memory in the range Rn  $\pm$ 32 KB, because the index, X, is a signed 16-bit value. In this case, the address of the operand can overflow or underflow into the lower 64-KB memory space. See Figure 4–16 and Figure 4–17.





Figure 4–17. Overflow and Underflow for the Indexed Mode



- Length: Two or three words
  Operation: The sign-extended 16-bit index in the next word after the instruction is added to the 20 bits of the CPU register Rn. This delivers a 20-bit address, which points to an address in the range 0 to FFFFFh. The operand is the content of the addressed memory location.
  Comment: Valid for source and destination. The assembler calculates the register index and inserts it.
- **Example:** ADD.W 8346h(R5),2100h(R6);

This instruction adds the 16-bit data contained in the source and the destination addresses and places the 16-bit result into the destination. Source and destination operand can be located in the entire address range.

- Source: The word pointed to by R5 + 8346h. The negative index 8346h is sign-extended, which results in address 23456h + F8346h = 1B79Ch.
- Destination: The word pointed to by R6 + 2100h results in address 15678h + 2100h = 17778h.





#### MSP430X Instruction with Indexed Mode

When using an MSP430X instruction with Indexed mode, the operand can be located anywhere in the range of Rn  $\pm$  19 bits.

- Length: Three or four words
- Operation: The operand address is the sum of the 20-bit CPU register content and the 20-bit index. The four MSBs of the index are contained in the extension word, the 16 LSBs are contained in the word following the instruction. The CPU register is not modified.
- Comment: Valid for source and destination. The assembler calculates the register index and inserts it.
- Example: ADDX.A 12346h(R5),32100h(R6);

This instruction adds the 20-bit data contained in the source and the destination addresses and places the result into the destination.

- Source: Two words pointed to by R5 + 12346h which results in address 23456h + 12346h = 3579Ch.
- Destination: Two words pointed to by R6 + 32100h which results in address 45678h + 32100h = 77778h.

The extension word contains the MSBs of the source index and of the destination index and the A/L-bit for 20-bit data. The instruction word uses byte mode due to the 20-bit data length with bits A/L:B/W = 01.



#### 4.4.3 Symbolic Mode

The Symbolic mode calculates the address of the operand by adding the signed index to the program counter. The Symbolic mode has three addressing possibilities:

- Symbolic mode in lower 64-KB memory
- MSP430 instruction with symbolic mode addressing memory above the lower 64-KB memory.
- MSP430X instruction with symbolic mode

#### Symbolic Mode in Lower 64 KB

If the PC points to an address in the lower 64 KB of the memory range, the calculated memory address bits 19:16 are cleared after the addition of the PC and the signed 16-bit index. This means, the calculated memory address is always located in the lower 64 KB and does not overflow or underflow out of the lower 64-KB memory space. The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications as shown in Figure 4–15.

Figure 4–19. Symbolic Mode Running in Lower 64 KB



Operation: The signed 16-bit index in the next word after the instruction is added temporarily to the PC. The resulting bits 19:16 are cleared giving a truncated 16-bit memory address, which points to an operand address in the range 00000h, to 0FFFFh. The operand is the content of the addressed memory location.

Length:	Two or three words
Comment:	Valid for source and destination. The assembler calculates the PC index and inserts it.
Example:	ADD.B EDE, TONI ;

The previous instruction adds the 8-bit data contained in source byte EDE and destination byte TONI and places the result into the destination byte TONI. Bytes EDE and TONI and the program are located in the lower 64 KB.

- Source: Byte EDE located at address 0,579Ch, pointed to by PC + 4766h where the PC index 4766h is the result of 0579Ch 01036h = 04766h. Address 01036h is the location of the index for this example.
- Destination: Byte TONI located at address 00778h, pointed to by PC + F740h, is the truncated 16-bit result of 00778h - 1038h = FF740h. Address 01038h is the location of the index for this example.



## MSP430 Instruction with Symbolic Mode in Upper Memory

If the PC points to an address above the lower 64-KB memory, the PC bits 19:16 are used for the address calculation of the operand. The operand may be located in memory in the range PC  $\pm$ 32 KB, because the index, X, is a signed 16-bit value. In this case, the address of the operand can overflow or underflow into the lower 64-KB memory space as shown in Figure 4–20 and Figure 4–21.





Figure 4–21. Overflow and Underflow for the Symbolic Mode



- Length: Two or three words Operation: The sign-extended 16-bit index in the next word after the instruction is added to the 20 bits of the PC. This delivers a 20-bit address, which points to an address in the range 0 to FFFFFh. The operand is the content of the addressed memory location.
- Comment: Valid for source and destination. The assembler calculates the PC index and inserts it
- Example: ADD.W EDE,&TONI ;

This instruction adds the 16-bit data contained in source word EDE and destination word TONI and places the 16-bit result into the destination word TONI. For this example, the instruction is located at address 2,F034h.

- Source: Word EDE at address 3379Ch, pointed to by PC + 4766h which is the 16-bit result of 3379Ch 2F036h = 04766h. Address 2F036h is the location of the index for this example.
- Destination: Word TONI located at address 00778h pointed to by the absolute address 00778h.



#### MSP430X Instruction with Symbolic Mode

When using an MSP430X instruction with Symbolic mode, the operand can be located anywhere in the range of PC  $\pm$  19 bits.

- Length: Three or four words
- Operation: The operand address is the sum of the 20-bit PC and the 20-bit index. The four MSBs of the index are contained in the extension word, the 16 LSBs are contained in the word following the instruction.
- Comment: Valid for source and destination. The assembler calculates the register index and inserts it.
- Example: ADDX.B EDE, TONI ;

The instruction adds the 8-bit data contained in source byte EDE and destination byte TONI and places the result into the destination byte TONI.

- Source: Byte EDE located at address 3579Ch, pointed to by PC + 14766h, is the 20-bit result of 3579Ch 21036h = 14766h. Address 21036h is the address of the index in this example.
- Destination: Byte TONI located at address 77778h, pointed to by PC + 56740h, is the 20-bit result of 77778h 21038h = 56740h. Address 21038h is the address of the index in this example..



## 4.4.4 Absolute Mode

The Absolute mode uses the contents of the word following the instruction as the address of the operand. The Absolute mode has two addressing possibilities:

- Absolute mode in lower 64-KB memory
- □ MSP430X instruction with Absolute mode

#### Absolute Mode in Lower 64 KB

If an MSP430 instruction is used with Absolute addressing mode, the absolute address is a 16-bit value and therefore points to an address in the lower 64 KB of the memory range. The address is calculated as an index from 0 and is stored in the word following the instruction The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications.

Length:	Two or three words
Operation:	The operand is the content of the addressed memory location.
Comment:	Valid for source and destination. The assembler calculates the index from 0 and inserts it
Example:	ADD.W &EDE,&TONI ;

This instruction adds the 16-bit data contained in the absolute source and destination addresses and places the result into the destination.

Source: Word at address EDE

Destination: Word at address TONI

Before: Address Space Address Space After: PC 2103Ah 2103Ah xxxxh xxxxh 21038h 7778h 21038h 7778h 21036h 579Ch 21036h 579Ch 5292h PC 5292h 21034h 21034h 5432h src 0777Ah xxxxh 0777Ah xxxxh <u>+2345h</u> dst 7777h Sum 2345h 7777h 07778h 07778h 0579Eh 0579Eh xxxxh xxxxh 0579Ch 5432h 0579Ch 5432h

## **MSP430X Instruction with Absolute Mode**

If an MSP430X instruction is used with Absolute addressing mode, the absolute address is a 20-bit value and therefore points to any address in the memory range. The address value is calculated as an index from 0. The four MSBs of the index are contained in the extension word, and the 16 LSBs are contained in the word following the instruction.

Length:	Three or four words
Operation:	The operand is the content of the addressed memory location.
Comment:	Valid for source and destination. The assembler calculates the index from 0 and inserts it
Example:	ADDX.A &EDE,&TONI ;

This instruction adds the 20-bit data contained in the absolute source and destination addresses and places the result into the destination.

Source: Two words beginning with address EDE

Destination: Two words beginning with address TONI

Before:	Address Space		After:	Address Space	1	
2103Ah 21038h	xxxxh 7778h		2103Ah 21038h	xxxxh 7778h	PC	
21036h 21034h 21032h	579Ch 52D2h 1987h	PC	21036h 21034h 21032h	579Ch 52D2h 1987h		
7777Ah 77778h	0001h 2345h		7777Ah 77778h	0007h 7777h	65432h <u>+12345h</u> 77777h	src dst Sum
3579Eh 3579Ch	0006h 5432h		3579Eh 3579Ch	0006h 5432h		

#### 4.4.5 Indirect Register Mode

The Indirect Register mode uses the contents of the CPU register Rsrc as the source operand. The Indirect Register mode always uses a 20-bit address.

Length:	One, two, or three words
Operation:	The operand is the content the addressed memory location. The source register Rsrc is not modified.
Comment:	Valid only for the source operand. The substitute for the destination operand is 0(Rdst).

Example: ADDX.W @R5,2100h(R6)

This instruction adds the two 16-bit operands contained in the source and the destination addresses and places the result into the destination.

Source: Word pointed to by R5. R5 contains address 3,579Ch for this example.

Destination: Word pointed to by R6 + 2100h which results in address 45678h + 2100h = 7778h.



### 4.4.6 Indirect, Autoincrement Mode

The Indirect Autoincrement mode uses the contents of the CPU register Rsrc as the source operand. Rsrc is then automatically incremented by 1 for byte instructions, by 2 for word instructions, and by 4 for address-word instructions immediately after accessing the source operand. If the same register is used for source and destination, it contains the incremented address for the destination access. Indirect Autoincrement mode always uses 20-bit addresses.

Length:	One, two, or three words
Operation:	The operand is the content of the addressed memory location.
Comment:	Valid only for the source operand.
Example:	ADD.B @R5+,0(R6)

This instruction adds the 8-bit data contained in the source and the destination addresses and places the result into the destination.

Source: Byte pointed to by R5. R5 contains address 3,579Ch for this example.

Destination: Byte pointed to by R6 + 0h which results in address 0778h for this example.



#### 4.4.7 Immediate Mode

The Immediate mode allows accessing constants as operands by including the constant in the memory location following the instruction. The program counter PC is used with the Indirect Autoincrement mode. The PC points to the immediate value contained in the next word. After the fetching of the immediate operand, the PC is incremented by 2 for byte, word, or address-word instructions. The Immediate mode has two addressing possibilities:

- 8- or 16-bit constants with MSP430 instructions
- 20-bit constants with MSP430X instruction

#### **MSP430 Instructions with Immediate Mode**

If an MSP430 instruction is used with Immediate addressing mode, the constant is an 8- or 16-bit value and is stored in the word following the instruction.

- Length: Two or three words. One word less if a constant of the constant generator can be used for the immediate operand.
- Operation: The 16-bit immediate source operand is used together with the 16-bit destination operand.
- Comment: Valid only for the source operand.

Example: ADD #3456h, &TONI

This instruction adds the 16-bit immediate operand 3456h to the data in the destination address TONI.

Source: 16-bit immediate value 3456h.

Destination: Word at address TONI.



## **MSP430X Instructions with Immediate Mode**

If an MSP430X instruction is used with immediate addressing mode, the constant is a 20-bit value. The 4 MSBs of the constant are stored in the extension word and the 16 LSBs of the constant are stored in the word following the instruction.

Length:	Three or four words. One word less if a constant of the constant generator can be used for the immediate operand.					
Operation:	The 20-bit immediate source operand is used together with the 20-bit destination operand.					
Comment:	Valid only for the source operand.					
Example:	ADDX.A #23456h,&TONI ;					

This instruction adds the 20-bit immediate operand 23456h to the data in the destination address TONI.

Source: 20-bit immediate value 23456h.

Destination: Two words beginning with address TONI.

Before:	efore: Address Space			ufter: Address Space			
2103Ah	xxxxh		2103Ah	xxxxh	PC		
21038h	7778h		21038h	7778h			
21036h	3456h		21036h	3456h			
21034h	50F2h		21034h	50F2h			
21032h	1907h	PC	21032h	1907h			
					23456h	src	
7777Ah	0001h		7777Ah	0003h	+12345h	dst	
77778h	2345h		77778h	579Bh	3579Bh	Sum	

## 4.5 MSP430 and MSP430X Instructions

MSP430 instructions are the 27 implemented instructions of the MSP430 CPU. These instructions are used throughout the 1-MB memory range unless their 16-bit capability is exceeded. The MSP430X instructions are used when the addressing of the operands or the data length exceeds the 16-bit capability of the MSP430 instructions.

There are three possibilities when choosing between an MSP430 and MSP430X instruction:

- To use only the MSP430 instructions: The only exceptions are the CALLA and the RETA instruction. This can be done if a few, simple rules are met:
  - Placement of all constants, variables, arrays, tables, and data in the lower 64 KB. This allows the use of MSP430 instructions with 16-bit addressing for all data accesses. No pointers with 20-bit addresses are needed.
  - Placement of subroutine constants immediately after the subroutine code. This allows the use of the symbolic addressing mode with its 16-bit index to reach addresses within the range of PC ±32 KB.
- To use only MSP430X instructions: The disadvantages of this method are the reduced speed due to the additional CPU cycles and the increased program space due to the necessary extension word for any double operand instruction.
- Use the best fitting instruction where needed

The following sections list and describe the MSP430 and MSP430X instructions.
### 4.5.1 MSP430 Instructions

The MSP430 instructions can be used, regardless if the program resides in the lower 64 KB or beyond it. The only exceptions are the instructions CALL and RET which are limited to the lower 64 KB address range. CALLA and RETA instructions have been added to the MSP430X CPU to handle subroutines in the entire address range with no code size overhead.

### **MSP430 Double Operand (Format I) Instructions**

Figure 4–22 shows the format of the MSP430 double operand instructions. Source and destination words are appended for the Indexed, Symbolic, Absolute and Immediate modes. Table 4–4 lists the twelve MSP430 double operand instructions.

### Figure 4–22. MSP430 Double Operand Instruction Format



Table 4-4. MSP430 Double Operand Instructions

Mnemonic	S-Reg,	Operation		Stat	us Bit	s
	D-Reg		v	Ν	z	С
MOV(.B)	src,dst	$\text{src} \rightarrow \text{dst}$	-	-	-	-
ADD(.B)	src,dst	$src+dst\todst$	*	*	*	*
ADDC(.B)	src,dst	$src + dst + C \rightarrow dst$	*	*	*	*
SUB(.B)	src,dst	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*
SUBC(.B)	src,dst	$dst + .not.src + C \rightarrow dst$	*	*	*	*
CMP(.B)	src,dst	dst – src	*	*	*	*
DADD(.B)	src,dst	$\text{src} + \text{dst} + \text{C} \rightarrow \text{dst} \text{ (decimally)}$	*	*	*	*
BIT(.B)	src,dst	src .and. dst	0	*	*	Z
BIC(.B)	src,dst	.not.src .and. dst $\rightarrow$ dst	-	-	-	-
BIS(.B)	src,dst	src .or. dst $\rightarrow$ dst	-	-	-	-
XOR(.B)	src,dst	src .xor. dst $\rightarrow$ dst	*	*	*	Z
AND(.B)	src,dst	src .and. dst $\rightarrow$ dst	0	*	*	Ζ

\* The status bit is affected

- The status bit is not affected
- 0 The status bit is cleared
- 1 The status bit is set

### Single Operand (Format II) Instructions

Figure 4–23 shows the format for MSP430 single operand instructions, except RETI. The destination word is appended for the Indexed, Symbolic, Absolute and Immediate modes .Table 4–5 lists the seven single operand instructions.

### Figure 4–23. MSP430 Single Operand Instructions



### Table 4–5. MSP430 Single Operand Instructions

Mnemonic	Mnemonic S-Reg, Operation		Stat	us Bi	ts	
	D-Reg		V	Ν	Z	С
RRC(.B)	dst	$C \to MSB \to \dots \dots LSB \to C$	*	*	*	*
RRA(.B)	dst	$MSB \to MSB \to LSB \to C$	0	*	*	*
PUSH(.B)	src	$SP$ – 2 $\rightarrow$ SP, src $\rightarrow$ @SP	-	-	_	-
SWPB	dst	bit 15bit 8 $\Leftrightarrow$ bit 7bit 0	-	-	-	-
CALL	dst	Call subroutine in lower 64 KB	-	-	-	-
RETI		$TOS \rightarrow SR,  SP + 2 \rightarrow SP$	*	*	*	*
		$TOS \rightarrow PC, SP + 2 \rightarrow SP$				
SXT	dst	Register mode: bit 7 $\rightarrow$ bit 8bit 19 Other modes: bit 7 $\rightarrow$ bit 8bit 15	0	*	*	Z

\* The status bit is affected

- The status bit is not affected

0 The status bit is cleared

1 The status bit is set

### Jumps

Figure 4–24 shows the format for MSP430 and MSP430X jump instructions. The signed 10-bit word offset of the jump instruction is multiplied by two, sign-extended to a 20-bit address, and added to the 20-bit program counter. This allows jumps in a range of -511 to +512 words relative to the program counter in the full 20-bit address space Jumps do not affect the status bits. Table 4–6 lists and describes the eight jump instructions.

Figure 4–24. Format of the Conditional Jump Instructions

15	13	12	10	9	8		0
Op-Co	de	Cond	lition	S		10-Bit Signed PC Offset	

### Table 4–6. Conditional Jump Instructions

Mnemonic	S-Reg, D-Reg	Operation
JEQ/JZ	Label	Jump to label if zero bit is set
JNE/JNZ	Label	Jump to label if zero bit is reset
JC	Label	Jump to label if carry bit is set
JNC	Label	Jump to label if carry bit is reset
JN	Label	Jump to label if negative bit is set
JGE	Label	Jump to label if (N .XOR. V) = 0
JL	Label	Jump to label if (N .XOR. V) = 1
JMP	Label	Jump to label unconditionally

### **Emulated Instructions**

In addition to the MSP430 and MSP430X instructions, emulated instructions are instructions that make code easier to write and read, but do not have op-codes themselves. Instead, they are replaced automatically by the assembler with a core instruction. There is no code or performance penalty for using emulated instructions. The emulated instructions are listed in Table 4–7.

Instruction	Explanation	Emulation	V	Ν	Ζ	С
ADC(.B) dst	Add Carry to dst	ADDC(.B) #0,dst	*	*	*	*
BR dst	Branch indirectly dst	MOV dst,PC	-	-	-	-
CLR(.B) dst	Clear dst	MOV(.B) #0,dst	-	-	-	-
CLRC	Clear Carry bit	BIC #1,SR	-	-	-	0
CLRN	Clear Negative bit	BIC #4,SR	-	0	-	-
CLRZ	Clear Zero bit	BIC #2,SR	-	-	0	-
DADC(.B) dst	Add Carry to dst decimally	DADD(.B) #0,dst	*	*	*	*
DEC(.B) dst	Decrement dst by 1	SUB(.B) #1,dst	*	*	*	*
DECD(.B) dst	Decrement dst by 2	SUB(.B) #2,dst	*	*	*	*
DINT	Disable interrupt	BIC #8,SR	-	-	-	-
EINT	Enable interrupt	BIS #8,SR	-	-	-	-
INC(.B) dst	Increment dst by 1	ADD(.B) #1,dst	*	*	*	*
INCD(.B) dst	Increment dst by 2	ADD(.B) #2,dst	*	*	*	*
INV(.B) dst	Invert dst	XOR(.B) #-1,dst	*	*	*	*
NOP	No operation	MOV R3,R3	-	-	-	-
POP dst	Pop operand from stack	MOV @SP+,dst	-	-	-	-
RET	Return from subroutine	MOV @SP+,PC	-	-	-	-
RLA(.B) dst	Shift left dst arithmetically	ADD(.B) dst,dst	*	*	*	*
RLC(.B) dst	Shift left dst logically through Carry	ADDC(.B) dst,dst	*	*	*	*
SBC(.B) dst	Subtract Carry from dst	SUBC(.B) #0,dst	*	*	*	*
SETC	Set Carry bit	BIS #1,SR	-	-	-	1
SETN	Set Negative bit	BIS #4,SR	-	1	-	-
SETZ	Set Zero bit	BIS #2,SR	-	-	1	-
TST(.B) dst	Test dst (compare with 0)	CMP(.B) #0,dst	0	*	*	1

Table 4–7. Emulated Instructions

## **MSP430 Instruction Execution**

The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to MCLK.

#### Instruction Cycles and Length for Interrupt, Reset, and Subroutines

Table 4–8 lists the length and the CPU cycles for reset, interrupts and subroutines.

Action	Execution Time MCLK Cycles	Length of Instruction (Words)
Return from interrupt RETI	3†	1
Return from subroutine RET	3	1
Interrupt request service (cycles needed before 1 <sup>st</sup> instruction)	5‡	-
WDT reset	4	-
Reset (RST/NMI)	4	-

## Table 4–8. Interrupt, Return and Reset Cycles and Length

<sup>†</sup> The cycle count in MSP430 CPU is 5.

<sup>‡</sup> The cycle count in MSP430 CPU is 6.

### Format-II (Single Operand) Instruction Cycles and Lengths

Table 4–9 lists the length and the CPU cycles for all addressing modes of the MSP430 single operand instructions.

	No.	of Cycles		Length of Instruction	Example
Addressing Mode	RRA, RRC SWPB, SXT	PUSH	CALL	Length of Instruction	Example
Rn	1	3	3†	1	SWPB R5
@Rn	3	3†	4	1	RRC @R9
@Rn+	3	3†	4‡	1	SWPB @R10+
#N	n.a.	3†	4‡	2	CALL #LABEL
X(Rn)	4	4‡	4‡	2	CALL 2(R7)
EDE	4	4‡	4‡	2	PUSH EDE
&EDE	4	4‡	4‡	2	SXT &EDE

### Table 4–9. MSP430 Format-II Instruction Cycles and Length

<sup>†</sup> The cycle count in MSP430 CPU is 4.

<sup>‡</sup> The cycle count in MSP430 CPU is 5. Also, the cycle count is 5 for X(Rn) addressing mode, when Rn = SP.

### Jump Instructions. Cycles and Lengths

All jump instructions require one code word, and take two CPU cycles to execute, regardless of whether the jump is taken or not.

### Format-I (Double Operand) Instruction Cycles and Lengths

Table 4–10 lists the length and CPU cycles for all addressing modes of the MSP430 format-I instructions.

Addressing Mode		No. of	Length of		
Src	Dst	Cycles	Instruction		Example
Rn	Rm	1	1	MOV	R5,R8
	PC	2	1	BR	R9
	x(Rm)	4†	2	ADD	R5,4(R6)
	EDE	4†	2	XOR	R8,EDE
	&EDE	4†	2	MOV	R5,&EDE
@Rn	Rm	2	1	AND	@R4,R5
	PC	3	1	BR	@R8
	x(Rm)	5†	2	XOR	@R5,8(R6)
	EDE	5†	2	MOV	@R5,EDE
	&EDE	5†	2	XOR	@R5,&EDE
@Rn+	Rm	2	1	ADD	@R5+,R6
	PC	3	1	BR	@R9+
	x(Rm)	5†	2	XOR	@R5,8(R6)
	EDE	5†	2	MOV	@R9+,EDE
	&EDE	5†	2	MOV	@R9+,&EDE
#N	Rm	2	2	MOV	#20,R9
	PC	3	2	BR	#2AEh
	x(Rm)	5†	3	MOV	#0300h,0(SP)
	EDE	5†	3	ADD	#33,EDE
	&EDE	5†	3	ADD	#33,&EDE
x(Rn)	Rm	3	2	MOV	2(R5),R7
	PC	3	2	BR	2(R6)
	TONI	6†	3	MOV	4(R7),TONI
	x(Rm)	6†	3	ADD	4(R4),6(R9)
	&TONI	6†	3	MOV	2(R4),&TONI
EDE	Rm	3	2	AND	EDE,R6
	PC	3	2	BR	EDE
	TONI	6†	3	CMP	EDE, TONI
	x(Rm)	6†	3	MOV	EDE,0(SP)
	&TONI	6†	3	MOV	EDE,&TONI
&EDE	Rm	3	2	MOV	&EDE,R8
	PC	3	2	BR	&EDE
	TONI	6†	3	MOV	&EDE, TONI
	x(Rm)	6†	3	MOV	&EDE,0(SP)
	&TONI	6†	3	MOV	&EDE &TONT

Table 4–10.MSP430 Format-I Instructions Cycles and Length

<sup>†</sup> MOV, BIT, and CMP instructions execute in 1 fewer cycle

### 4.5.2 MSP430X Extended Instructions

The extended MSP430X instructions give the MSP430X CPU full access to its 20-bit address space. Most MSP430X instructions require an additional word of op-code called the extension word. Some extended instructions do not require an additional word and are noted in the instruction description. All addresses, indexes and immediate numbers have 20-bit values, when preceded by the extension word.

There are two types of extension word:

- Register/register mode for Format-I instructions and register mode for Format-II instructions.
- Extension word for all other address mode combinations.

## **Register Mode Extension Word**

The register mode extension word is shown in Figure 4–25 and described in Table 4–11. An example is shown in Figure 4–27.

## Figure 4–25. The Extension Word for Register Modes

15	12	11	10	9	8	7	6	5	4	3		0
0001		1	00	)	ZC	#	A/L	0	0		(n–1)/Rn	

## Table 4–11. Description of the Extension Word Bits for Register Mode

Bit	Description								
15:11	Extension word op-code. Op-codes 1800h to 1FFFh are extension words.								
10:9	Reserved								
ZC	Zero carry bit.								
	0: The executed instruction uses the status of the carry bit C.								
	1: The executed instruction uses the carry bit as 0. The carry bit will be defined by the result of the final operation after instruction execution.								
#	Repetition bit.								
	0: The number of instruction repetitions is set by extension-word bits 3:0.								
	1: The number of instructions repetitions is defined by the value of the four LSBs of Rn. See description for bits 3:0.								
A/L	Data length extension bit. Together with the B/W-bits of the following MSP430 instruction, the AL bit defines the used data length of the instruction.								
	A/L B/W Comment								
	0 0 Reserved								
	0 1 20-bit address-word								
	1 0 16-bit word								
	1 1 8-bit byte								
5:4	Reserved								
3:0	Repetition Count.								
	# = 0: These four bits set the repetition count n. These bits contain $n - 1$ .								
	# = 1: These four bits define the CPU register whose bits 3:0 set the number of repetitions. Rn.3:0 contain n - 1.								

#### Non-Register Mode Extension Word

The extension word for non-register modes is shown in Figure 4–26 and described in Table 4–12. An example is shown in Figure 4–28.

### Figure 4–26. The Extension Word for Non-Register Modes

15			12	11	10 7	6	5	4	3	0
0	0	0	1	1	Source bits 19:16	A/L	0	0	Destination bits 1	9:16

### Table 4–12. Description of the Extension Word Bits for Non-Register Modes

Bit	Desc	riptior	1				
15:11	Exte sion	nsion w words.	rord op-code. Op-codes 1800h to 1FFFh are exten-				
Source Bits 19:16	The f addre ate o	four MS essing i perand	Bs of the 20-bit source. Depending on the source mode, these four MSBs may belong to an immedi- l, an index or to an absolute address.				
A/L	Data Iowir Iengt	length Ig MSP h of the	extension bit. Together with the B/W-bits of the fol- 430 instruction, the AL bit defines the used data e instruction.				
	A/L	A/L B/W Comment					
	0	0	Reserved				
	0	1	20 bit address-word				
	1	0	16 bit word				
	1	1	8 bit byte				
5:4	Rese	erved					
Destination Bits 19:16	The t tinati index	The four MSBs of the 20-bit destination. Depending on the des- tination addressing mode, these four MSBs may belong to an index or to an absolute address.					

### Note: B/W and A/L Bit Settings for SWPBX and SXTX

The B/W and A/L bit settings for SWPBX and SXTX are:

A/L I	B/W	
0	0	SWPBX.A, SXTX.A
0	1	n.a.
1	0	SWPB.W, SXTX.W
1	1	n.a.



Figure 4–27. Example for an Extended Register/Register Instruction

Figure 4–28. Example for an Extended Immediate/Indexed Instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	9	Source 19:16				Rs	svd	De	stinati	on 19	:16
Op-code Rsrc Ad B/W As										S		Ro	dst		
	Source 15:0														
	Destination 15:0														

XORX.A #12345h, 45678h(R15)



## **Extended Double Operand (Format-I) Instructions**

All twelve double-operand instructions have extended versions as listed in Table 4–13.

### Table 4–13. Extended Double Operand Instructions

			Status Bits			ts
Mnemonic	Operands	Operation	V	Ν	Ζ	С
MOVX(.B,.A)	src,dst	$\text{src} \rightarrow \text{dst}$	-	-	-	-
ADDX(.B,.A)	src,dst	$\text{src} + \text{dst} \rightarrow \text{dst}$	*	*	*	*
ADDCX(.B,.A)	src,dst	$src + dst + C \rightarrow dst$	*	*	*	*
SUBX(.B,.A)	src,dst	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*
SUBCX(.B,.A)	src,dst	$dst + .not.src + C \rightarrow dst$	*	*	*	*
CMPX(.B,.A)	src,dst	dst – src	*	*	*	*
DADDX(.B,.A)	src,dst	$\text{src} + \text{dst} + \text{C} \rightarrow \text{dst} \text{ (decimal)}$	*	*	*	*
BITX(.B,.A)	src,dst	src .and. dst	0	*	*	Z
BICX(.B,.A)	src,dst	.not.src .and. dst $\rightarrow$ dst	-	-	-	-
BISX(.B,.A)	src,dst	src .or. dst $\rightarrow$ dst	-	-	-	-
XORX(.B,.A)	src,dst	src .xor. dst $\rightarrow$ dst	*	*	*	Ζ
ANDX(.B,.A)	src,dst	src .and. dst $\rightarrow$ dst	0	*	*	Z

\* The status bit is affected

- The status bit is not affected
- 0 The status bit is cleared
- 1 The status bit is set

The four possible addressing combinations for the extension word for format-l instructions are shown in Figure 4–29.

## Figure 4–29. Extended Format-I Instruction Formats

15	14	13	12	11	10	9	8	7	6	5	4	3	0
0	0	0	1	1	0	0	ZC	#	A/L	0	0	n–1/Rn	
	Op-o	code			SI	rC		0	B/W	0	0	dst	

0	0	0	1	1	src.19:16	-	A/L	0	0	0	0	0	0
	Op-o	code			src	B/W	А	s		d	st		
	src.15:0												

0	0	0	1	1	0	0	0	0	A/L	0	0	dst.19:16	
	Op-o	code			SI	rc		Ad	B/W	А	s	dst	
	dst.15:0												

0	0	0	1	1	src.19:16		A/L	0	0	dst.19:16			
	Op-o	code			src	Ad	B/W	А	S	dst			
	src.15:0												
	dst.15:0												

If the 20-bit address of a source or destination operand is located in memory, not in a CPU register, then two words are used for this operand as shown in Figure 4–30.

### Figure 4–30. 20-Bit Addresses in Memory

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Address+2	0											0		19	16	
Address							Opei	rand I	SBs	15:0						

## **Extended Single Operand (Format-II) Instructions**

Extended MSP430X Format-II instructions are listed in Table 4–14.

		Operation		St	atu	s Bi	ts
Mnemonic	Operands		n	V	Ν	Ζ	С
CALLA	dst	Call indirect to subroutine (20-bit address)		-	-	-	-
POPM.A	#n,Rdst	Pop n 20-bit registers from stack 1	- 16	-	-	-	-
POPM.W	#n,Rdst	Pop n 16-bit registers from stack 1	- 16	-	-	-	-
PUSHM.A	#n,Rsrc	Push n 20-bit registers to stack 1	- 16	-	-	-	-
PUSHM.W	#n,Rsrc	Push n 16-bit registers to stack 1	- 16				
PUSHX(.B,.A)	src	Push 8/16/20-bit source to stack		_	-	-	-
RRCM(.A)	#n,Rdst	Rotate right Rdst n bits through carry 1 (16-/20-bit register)	- 4	0	*	*	*
RRUM(.A)	#n,Rdst	Rotate right Rdst n bits unsigned 1 (16-/20-bit register)	- 4	0	*	*	*
RRAM(.A)	#n,Rdst	Rotate right Rdst n bits arithmetically 1 (16-/20-bit register)	- 4	*	*	*	*
RLAM(.A)	#n,Rdst	Rotate left Rdst n bits arithmetically 1 (16-/20-bit register)	- 4	*	*	*	*
RRCX(.B,.A)	dst	Rotate right dst through carry (8-/16-/20-bit data)	1	0	*	*	*
RRUX(.B,.A)	dst	Rotate right dst unsigned (8-/16-/20-bit)	1	0	*	*	*
RRAX(.B,.A)	dst	Rotate right dst arithmetically	1	*	*	*	*
SWPBX(.A)	dst	Exchange low byte with high byte	1	-	-	-	-
SXTX(.A)	Rdst	Bit7 $\rightarrow$ bit8 bit19	1	0	*	*	*
SXTX(.A)	dst	Bit7 $\rightarrow$ bit8 MSB	1	0	*	*	*

## Table 4–14. Extended Single-Operand Instructions

The three possible addressing mode combinations for format-II instructions are shown in Figure 4–31.

## Figure 4–31. Extended Format-II Instruction Format

_	15	14	13	12	11	10	9	8	7	6	5	4	3		0
	0	0	0	1	1	0	0	ZC	#	A/L	0	0		n–1/Rn	
				С	)p-coc	le			B/W	0	0		dst		
Г															

0	0	0	1	1	0	0	0	0	A/L	0	0	0	0	0	0
			С	)p-cod	le				B/W	1	x		d	st	

0	0	0	1	1	0	0	0	0	A/L	0	0	dst.19:16
Op-code										x	1	dst
dst.15:0												

### Extended Format II Instruction Format Exceptions

Exceptions for the Format II instruction formats are shown below.

Figure 4–32. PUSHM/POPM Instruction Format



Figure 4–33. RRCM, RRAM, RRUM and RLAM Instruction Format

15	12	11	10	9	4	3	0
С		n-	-1		Op-code	Rdst	

## Figure 4–34. BRA Instruction Format

15 12	11 8	7 4	3 0
С	Rsrc	Op-code	0(PC)
С	#imm/abs19:16	Op-code	0(PC)
	#imm15:0	/ &abs15:0	
С	Rsrc	Op-code	0(PC)

		-	
	index	x15:0	

# Figure 4–35. CALLA Instruction Format

15	4	3	0
Op-code		Rds	t
Op-code		Rds	it
index15:0			

Op-code	#imm/ix/abs19:16
#imm15:0 / index15:0 / &abs15:0	

## **Extended Emulated Instructions**

The extended instructions together with the constant generator form the extended Emulated instructions. Table 4–15 lists the Emulated instructions.

Instruction	Explanation	Emulation
ADCX(.B,.A) dst	Add carry to dst	ADDCX(.B,.A) #0,dst
BRA dst	Branch indirect dst	MOVA dst,PC
RETA	Return from subroutine	MOVA @SP+,PC
CLRA Rdst	Clear Rdst	MOV #0,Rdst
CLRX(.B,.A) dst	Clear dst	MOVX(.B,.A) #0,dst
DADCX(.B,.A) dst	Add carry to dst decimally	DADDX(.B,.A) #0,dst
DECX(.B,.A) dst	Decrement dst by 1	SUBX(.B,.A) #1,dst
DECDA Rdst	Decrement dst by 2	SUBA #2,Rdst
DECDX(.B,.A) dst	Decrement dst by 2	SUBX(.B,.A) #2,dst
INCX(.B,.A) dst	Increment dst by 1	ADDX(.B,.A) #1,dst
INCDA Rdst	Increment Rdst by 2	ADDA #2,Rdst
INCDX(.B,.A) dst	Increment dst by 2	ADDX(.B,.A) #2,dst
INVX(.B,.A) dst	Invert dst	XORX(.B,.A) #-1,dst
RLAX(.B,.A) dst	Shift left dst arithmetically	ADDX(.B,.A) dst,dst
RLCX(.B,.A) dst	Shift left dst logically through carry	ADDCX(.B,.A) dst,dst
SBCX(.B,.A) dst	Subtract carry from dst	SUBCX(.B,.A) #0,dst
TSTA Rdst	Test Rdst (compare with 0)	CMPA #0,Rdst
TSTX(.B,.A) dst	Test dst (compare with 0)	CMPX(.B,.A) #0,dst
POPX dst	Pop to dst	MOVX(.B, .A) @SP+,dst

Table 4–15. Extended Emulated Instructions

#### **MSP430X Address Instructions**

MSP430X address instructions are instructions that support 20-bit operands but have restricted addressing modes. The addressing modes are restricted to the register mode and the Immediate mode, except for the MOVA instruction as listed in Table 4–16. Restricting the addressing modes removes the need for the additional extension-word op-code improving code density and execution time. Address instructions should be used any time an MSP430X instruction is needed with the corresponding restricted addressing mode.

				tatu	s Bi	is
Mnemonic	Operands	Operation	V	Ν	Ζ	С
ADDA	Rsrc,Rdst	Add source to destination	*	*	*	*
	#imm20,Rdst	register				
MOVA	Rsrc,Rdst	Move source to destination	-	-	-	-
	#imm20,Rdst					
	z16(Rsrc),Rdst					
	EDE,Rdst					
	&abs20,Rdst					
	@Rsrc,Rdst					
	@Rsrc+,Rdst					
	Rsrc,z16(Rdst)					
	Rsrc,&abs20					
CMPA	Rsrc,Rdst	Compare source to destina-	*	*	*	*
	#imm20,Rdst	tion register				
SUBA	Rsrc,Rdst	Subtract source from des-	*	*	*	*
	#imm20,Rdst	tination register				

Table 4–16. Address Instructions, Operate on 20-bit Registers Data

### **MSP430X Instruction Execution**

The number of CPU clock cycles required for an MSP430X instruction depends on the instruction format and the addressing modes used — not the instruction itself. The number of clock cycles refers to MCLK.

### MSP430X Format-II (Single-Operand) Instruction Cycles and Lengths

Table 4–17 lists the length and the CPU cycles for all addressing modes of the MSP430X extended single-operand instructions.

	E	Execution Cycles/Length of Instruction (Words)										
Instruction	Rn	@Rn	@Rn+	#N	X(Rn)	EDE	&EDE					
RRAM	n/1	-	-	-	-	-	-					
RRCM	n/1	-	-	-	-	-	-					
RRUM	n/1	-	-	-	-	-	-					
RLAM	n/1	-	-	-	-	-	-					
PUSHM	2+n/1	-	-	-	-	-	-					
PUSHM.A	2+2n/1	-	-	-	-	-	-					
POPM	2+n/1	-	-	-	-	-	-					
POPM.A	2+2n/1	-	-	-	-	-	-					
CALLA	4/1	5/1	5/1	4/2	6†/2	6/2	6/2					
RRAX(.B)	1+n/2	4/2	4/2	-	5/3	5/3	5/3					
RRAX.A	1+n/2	6/2	6/2	-	7/3	7/3	7/3					
RRCX(.B)	1+n/2	4/2	4/2	-	5/3	5/3	5/3					
RRCX.A	1+n/2	6/2	6/2	-	7/3	7/3	7/3					
PUSHX(.B)	4/2	4/2	4/2	4/3	5†/3	5/3	5/3					
PUSHX.A	5/2	6/2	6/2	6/3	7†/3	7/3	7/3					
POPX(.B)	3/2	-	-	-	5/3	5/3	5/3					
POPX.A	4/2	-	_	_	7/3	7/3	7/3					

Table 4–17. MSP430X Format II Instruction	n Cycles and	d Length
-------------------------------------------	--------------	----------

<sup>†</sup> Add one cycle when Rn = SP.

### MSP430X Format-I (Double-Operand) Instruction Cycles and Lengths

Table 4–18 lists the length and CPU cycles for all addressing modes of the MSP430X extended format-I instructions.

Addres	ssing Mode	No. Cyc	of les	Length of Instruction	
Source	Destination	.B/.W	.Α	.B/.W/.A	Examples
Rn	Rm <sup>†</sup>	2	2	2	BITX.B R5,R8
	PC	3	3	2	ADDX R9,PC
	X(Rm)	5‡	7§	3	ANDX.A R5,4(R6)
	EDE	5‡	7§	3	XORX R8,EDE
	&EDE	5‡	7§	3	BITX.W R5,&EDE
@Rn	Rm	3	4	2	BITX @R5,R8
	PC	3	4	2	ADDX @R9,PC
	X(Rm)	6‡	9§	3	ANDX.A @R5,4(R6)
	EDE	6‡	9§	3	XORX @R8,EDE
	&EDE	6‡	9§	3	BITX.B @R5,&EDE
@Rn+	Rm	3	4	2	BITX @R5+,R8
	PC	4	5	2	ADDX.A @R9+,PC
	X(Rm)	6‡	9§	3	ANDX @R5+,4(R6)
	EDE	6‡	9§	3	XORX.B @R8+,EDE
	&EDE	6‡	9§	3	BITX @R5+,&EDE
#N	Rm	3	3	3	BITX #20,R8
	PC <sup>¶</sup>	4	4	3	ADDX.A #FE000h,PC
	X(Rm)	6‡	<b>8</b> §	4	ANDX #1234,4(R6)
	EDE	6‡	<b>8</b> §	4	XORX #A5A5h,EDE
	&EDE	6‡	8§	4	BITX.B #12,&EDE
X(Rn)	Rm	4	5	3	BITX 2(R5),R8
	PC¶	5	6	3	SUBX.A 2(R6),PC
	X(Rm)	7‡	10§	4	ANDX 4(R7),4(R6)
	EDE	7‡	10 <sup>§</sup>	4	XORX.B 2(R6),EDE
	&EDE	7‡	10§	4	BITX 8(SP),&EDE
EDE	Rm	4	5	3	BITX.B EDE,R8
	PC <sup>¶</sup>	5	6	3	ADDX.A EDE,PC
	X(Rm)	7‡	10§	4	ANDX EDE,4(R6)
	EDE	7‡	10 <sup>§</sup>	4	ANDX EDE, TONI
	&TONI	7‡	10 <sup>§</sup>	4	BITX EDE,&TONI
&EDE	Rm	4	5	3	BITX &EDE,R8
	PC¶	5	6	3	ADDX.A &EDE,PC
	X(Rm)	7‡	10 <sup>§</sup>	4	ANDX.B &EDE,4(R6)
	TONI	7‡	10 <sup>§</sup>	4	XORX &EDE,TONI
	&TONI	7‡	10 <sup>§</sup>	4	BITX &EDE,&TONI

Table 4–18.MSP430X Format-I Instruction Cycles and Length

<sup>†</sup> Repeat instructions require n+1 cycles where n is the number of times the instruction is executed.

<sup>‡</sup> Reduce the cycle count by one for MOV, BIT, and CMP instructions. <sup>§</sup> Reduce the cycle count by two for MOV, BIT, and CMP instructions.

 $^{\P}$  Reduce the cycle count by one for MOV, ADD, and SUB instructions.

# MSP430X Address Instruction Cycles and Lengths

Table 4–19 lists the length and the CPU cycles for all addressing modes of the MSP430X address instructions.

### Table 4–19. Address Instruction Cycles and Length

Addressing Mode		Exec Time Cyc	ution MCLK cles	Leng Instru (Wo	Ith of Iction rds)	
Source	Destination	MOVA BRA	CMPA ADDA SUBA	MOVA	CMPA ADDA SUBA	Example
Rn	Rn	1	1	1	1	CMPA R5,R8
	PC	2	2	1	1	SUBA R9,PC
	x(Rm)	4	-	2	-	MOVA R5,4(R6)
	EDE	4	-	2	-	MOVA R8,EDE
	&EDE	4	-	2	-	MOVA R5,&EDE
@Rn	Rm	3	-	1	-	MOVA @R5,R8
	PC	3	-	1	-	MOVA @R9,PC
@Rn+	Rm	3	-	1	-	MOVA @R5+,R8
	PC	3	-	1	-	MOVA @R9+,PC
#N	Rm	2	3	2	2	CMPA #20,R8
	PC	3	3	2	2	SUBA #FE000h,PC
x(Rn)	Rm	4	-	2	-	MOVA 2(R5),R8
	PC	4	-	2	-	MOVA 2(R6),PC
EDE	Rm	4	-	2	-	MOVA EDE,R8
	PC	4	-	2	-	MOVA EDE,PC
&EDE	Rm	4	-	2	-	MOVA &EDE,R8
	PC	4	-	2	-	MOVA &EDE,PC

# 4.6 Instruction Set Description

	000	040	080	0C0	100	140	180	1C0	200	240	280	2C0	300	340	380	3C0
0xxx					MOVA	, CMPA	, adda	, SUBA,	RRCM,	RRAM,	RLAM,	RRUM				
10xx	RRC RRC.B SWPB RRA RRA.B SXT PUSH PUSH B CALL RETI CALLA															
14xx						PUSH	IM.A, P	OPM.A,	PUSHN	1.W, PO	PM.W					
18xx	Extension Word For Format Land Format II Instructiona															
1Cxx	Extension word For Format I and Format II Instructions															
20xx								JNE/JN	١Z							
24xx								JEQ/JZ	2							
28xx								JNC								
2Cxx								JC								
30xx								JN								
34xx								JGE								
38xx								JL								
3Cxx								JMP								
4xxx								MOV, N	MOV.B							
5xxx								ADD, A	ADD.B							
6xxx								ADDC,	ADDC	.В						
7xxx								SUBC,	SUBC	.В						
8xxx								SUB, S	SUB.B							
9xxx								CMP, C	CMP.B							
Axxx								DADD,	DADD	.В						
Bxxx								BIT, BI	T.B							
Cxxx								BIC, BI	C.B							
Dxxx								BIS, BI	S.B							
Exxx								XOR, X	(OR.B							
Fxxx								AND, A	ND.B							

The instruction map of the MSP430X shows all available instructions:

# 4.6.1 Extended Instruction Binary Descriptions

	Instruction Group		on	src or data.19:16	In Ie	stru den	ictic tifie	on r	dst		
Instruction	15			12	11 8	7			4	3 0	
MOVA	0	0	0	0	src	0	0	0	0	dst	MOVA @Rsrc,Rdst
	0	0	0	0	src	0	0	0	1	dst	MOVA @Rsrc+,Rdst
	0	0	0	0	&abs.19:16	0	0	1	0	dst	MOVA &abs20,Rdst
					&abs.	15:0	)				
	0	0	0	0	src	0	0	1	1	dst	MOVA x(Rsrc),Rdst
					x.15	5:0					±15-bit index x
	0	0	0	0	src	0	1	1	0	&abs.19:16	MOVA Rsrc,&abs20
	&abs.15:0										
	0	0	0	0	src	0	1	1	1	dst	MOVA Rsrc,X(Rdst)
					x.15:0						$\pm$ 15-bit index x
	0	0	0	0	imm.19:16	1	0	0	0	dst	MOVA #imm20,Rdst
					imm. <sup>-</sup>	15:0					
CMPA	0	0	0	0	imm.19:16	1	0	0	1	dst	CMPA #imm20,Rdst
					imm.	15:0					
ADDA	0	0	0	0	imm.19:16	1	0	1	0	dst	ADDA #imm20,Rdst
					imm.	15:0					
SUBA	0	0	0	0	imm.19:16	1	0	1	1	dst	SUBA #imm20,Rdst
					imm.	15:0					
MOVA	0	0	0	0	src	1	1	0	0	dst	MOVA Rsrc,Rdst
CMPA	0	0	0	0	src	1	1	0	1	dst	CMPA Rsrc,Rdst
ADDA	0	0	0	0	src	1	1	1	0	dst	ADDA Rsrc,Rdst
SUBA	0	0	0	0	src	1	1	1	1	dst	SUBA Rsrc,Rdst

Detailed MSP430X instruction binary descriptions are shown below.

	Instruction Group		Bit loc.	Inst. ID		Instruction Identifier			on er	ds	t			
Instruction	15			12	11 10	9	8	7			4	3	0	
RRCM.A	0	0	0	0	n–1	0	0	0	1	0	0	ds	t	RRCM.A #n,Rdst
RRAM.A	0	0	0	0	n–1	0	1	0	1	0	0	ds	t	RRAM.A #n,Rdst
RLAM.A	0	0	0	0	n–1	1	0	0	1	0	0	ds	t	RLAM.A #n,Rdst
RRUM.A	0	0	0	0	n–1	1	1	0	1	0	0	ds	t	RRUM.A #n,Rdst
RRCM.W	0	0	0	0	n–1	0	0	0	1	0	1	ds	t	RRCM.W #n,Rdst
RRAM.W	0	0	0	0	n–1	0	1	0	1	0	1	ds	t	RRAM.W #n,Rdst
RLAM.W	0	0	0	0	n–1	1	0	0	1	0	1	ds	t	RLAM.W #n,Rdst
RRUM.W	0	0	0	0	n–1	1	1	0	1	0	1	ds	t	RRUM.W #n,Rdst

			Ins	truc	tion	lde	ntif	ier						d	st		
Instruction	15			12	11			8	7	6	5	4	3			0	
RETI	0	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0	
CALLA	0	0	0	1	0	0	1	1	0	1	0	0		d	st		CALLA Rdst
	0	0	0	1	0	0	1	1	0	1	0	1		d	st		CALLA x(Rdst)
	x.15:0																
	0	0	0	1	0	0	1	1	0	1	1	0		d	st		CALLA @Rdst
	0	0	0	1	0	0	1	1	0	1	1	1		d	st		CALLA @Rdst+
	0	0	0	1	0	0	1	1	1	0	0	0	&	abs.	19:	16	CALLA &abs20
	&abs.15:0																
	0	0	0	1	0	0	1	1	1	0	0	1		x.19	9:16		CALLA EDE
								x.15	5:0								CALLA x(PC)
	0	0	0	1	0	0	1	1	1	0	1	1	ir	nm.	19:1	6	CALLA #imm20
							in	nm.	15:0	)		•	•				
Reserved	0	0	0	1	0	0	1	1	1	0	1	0	х	x	х	х	
Reserved	0	0	0	1	0	0	1	1	1	1	х	х	х	x	х	x	
PUSHM.A	0	0	0	1	0	1	0	0		n-	-1			d	st		PUSHM.A #n,Rdst
PUSHM.W	0	0	0	1	0	1	0	1		n-	-1			d	st		PUSHM.W #n,Rdst
POPM.A	0	0	0	1	0	1	1	0		n-	-1			dst-	-n+1		POPM.A #n,Rdst
POPM.W	0	0	0	1	0	1	1	1		n-	-1			dst-	-n+1		POPM.W #n,Rdst

## 4.6.2 MSP430 Instructions

The MSP430 instructions are listed and described on the following pages.

* ADC[.W] * ADC.B	Add carry to destination Add carry to destination							
Syntax	ADC c ADC.B c	lst or lst	ADC.W	dst				
Operation	dst + C -> dst							
Emulation	ADDC #0,dst ADDC.B #0,dst							
Description	The carry bit (C) is added to the destination operand. The previous contents of the destination are lost.							
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if dst was incremented from 0FFFFh to 0000, reset otherwise Set if dst was incremented from 0FFh to 00, reset otherwise</li> <li>V: Set if an arithmetic overflow occurs, otherwise reset</li> </ul>							
Mode Bits	OSCOFF, C	PUOFF,	and GIE a	re not affected.				
Example	The 16-bit of by R12. ADD ADC	ounter po @R13, 2(R12)	ointed to b 0(R12)	y R13 is added to a 32-bit counter pointed to ; Add LSDs ; Add carry to MSD				
Example	The 8-bit counter pointed to by R13 is added to a 16-bit counter pointed to R12. ADD.B @R13,0(R12) ; Add LSDs ADC.B 1(R12) ; Add carry to MSD							

ADD[.W] ADD.B	Add source word to destination word Add source byte to destination byte							
Syntax	ADD src,dst or ADD.B src,dst		ADD.W src,dst					
Operation	src + ds	src + dst $\rightarrow$ dst						
Description	The sou of the d	The source operand is added to the destination operand. The previous content of the destination is lost.						
Status Bits	N: 5 Z: 5 C: 5 V: 5 t	<ul> <li>Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Set if result is zero, reset otherwise</li> <li>Set if there is a carry from the MSB of the result, reset otherwise</li> <li>Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise.</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.							
Example	Ten is a	dded to th	e 16-l	oit counte	er Cl	NTR located in lower 64 K.		
	ADD.W	#10,&	CNTF	3	; Ad	d 10 to 16-bit counter		
Example	A table to label	word pointe TONI is pe	ed to l erform	by R5 (20 ned on a	D-bit carr	address in R5) is added to R6. The jump y.		
	ADD.W JC 	@R5, TONI	R6			; Add table word to R6. R6.19:16 = 0 ; Jump if carry ; No carry		
Example	A table byte pointed to by R5 (20-bit address) is added to R6. The jump to lab TONI is performed if no carry occurs. The table pointer is auto-incremented to 1. R6.19:8 = 0							
	ADD.B	@R5-	-,R6			; Add byte to R6. R5 + 1. R6: 000xxh		
	JNC	TONI				; Jump if no carry		
						; Carry occurred		

ADDC[.W] ADDC.B	Add source word and carry to destination word Add source byte and carry to destination byte								
Syntax	ADDC ADDC.B	src,dst or ADDC src,dst	C.W	src,dst					
Operation	$src + dst + C \rightarrow dst$								
Description	The source operand and the carry bit C are added to the destination operand. The previous content of the destination is lost.								
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB of the result, reset otherwise</li> <li>V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise.</li> </ul>								
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.								
Example	Constant value 15 and the carry of the previous instruction are added to the 16-bit counter CNTR located in lower 64 K.								
	ADDC.W	#15,&CNTR	; A	dd 15 + C to 16-bit CNTR					
Example	A table wo The jump	rd pointed to by R5 (ź to label TONI is perf	20-bit orme	address) and the carry C are added to R6. d on a carry. R6.19:16 = 0					
	ADDC.W	@ R5,R6		; Add table word + C to R6					
				: No carry					
Example	A table byte pointed to by R5 (20-bit address) and the carry bit C are added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by 1. R6.19:8 = 0								
	ADDC.B	@R5+,R6		; Add table byte + C to R6. R5 + 1					
	JNC	TONI		; Jump if no carry					
				; Carry occurred					

AND[.W] AND.B	Logical AND of source word with destination word Logical AND of source byte with destination byte						
Syntax	AND AND.B	src,dst or AND.W src,dst	src,dst				
Operation	src .and	d. dst $\rightarrow$ dst					
Description	The source operand and the destination operand are logically ANDed. The result is placed into the destination. The source operand is not affected.						
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if the result is not zero, reset otherwise. C = (.not. Z)</li> <li>V: Reset</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The bits set in R5 (16-bit data) are used as a mask (AA55h) for the word TOM located in the lower 64 K. If the result is zero, a branch is taken to label TONI. R5.19:16 = $0$						
	MOV	#AA55h,R5	; Load 16-bit mask to R5				
	AND	R5,&TOM	; TOM .and. R5 -> TOM				
	JZ	TONI	; Jump if result 0				
			; Result > 0				
	or short	ter:					
	AND	#AA55h,&TOM	; TOM .and. AA55h -> TOM				
	JZ	TONI	; Jump if result 0				
Example	A table increme	byte pointed to by R5 (20- ented by 1 after the fetchi	bit address) is logically ANDed with R6. R5 is ng of the byte. R6.19:8 = 0				
	AND.B	@R5+,R6	; AND table byte with R6. R5 + 1				

BIC[.W] BIC.B	Clear bits s Clear bits s	et in source word in set in source byte in c	destination word lestination byte					
Syntax	BIC BIC.B	src,dst or BIC.W src,dst	src,dst					
Operation	(.not. src) .a	(.not. src) .and. dst $\rightarrow$ dst						
Description	The inverte ANDed. Th affected.	The inverted source operand and the destination operand are logically ANDed. The result is placed into the destination. The source operand is not affected.						
Status Bits	<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Not affected</li> <li>V: Not affected</li> </ul>							
Mode Bits	OSCOFF, (	CPUOFF, and GIE ar	e not affected.					
Example	The bits 15	:14 of R5 (16-bit data	a) are cleared. R5.19:16 = 0					
	BIC #00	C000h,R5	; Clear R5.19:14 bits					
Example	A table word pointed to by R5 (20-bit address) is used to clear bits in R7 R7.19:16 = 0							
	BIC.W @F	R5,R7	; Clear bits in R7 set in @R5					
Example	A table byte	e pointed to by R5 (2	0-bit address) is used to clear bits in Port1.					
	BIC.B @F	R5,&P1OUT	; Clear I/O port P1 bits set in @R5					

BIS[.W] BIS.B	Set bits set Set bits set	Set bits set in source word in destination word Set bits set in source byte in destination byte							
Syntax	BIS BIS.B	src,dst or BIS. src,dst	W src,dst						
Operation	src .or. dst $\rightarrow$ dst								
Description	The source result is pla	The source operand and the destination operand are logically ORed. The result is placed into the destination. The source operand is not affected.							
Status Bits	N: Not a Z: Not a C: Not a V: Not a	affected affected affected affected							
Mode Bits	OSCOFF, C	OSCOFF, CPUOFF, and GIE are not affected.							
Example	Bits 15 and	13 of R5 (16-bit o	data) are set to one. R5.19:16 = 0						
	BIS #A	000h,R5	; Set R5 bits						
Example	A table word pointed to by R5 (20-bit address) is used to set bits in R7. R7.19:16 = 0								
	BIS.W @F	R5,R7	; Set bits in R7						
Example	A table byte pointed to by R5 (20-bit address) is used to set bits in Port1. R5 is incremented by 1 afterwards.								
	BIS.B @F	R5+,&P1OUT	; Set I/O port P1 bits. R5 + 1						

BIT[.W] BIT.B	Test bi Test bi	ts set in source word ts set in source byte	d in de in de	estination word stination byte				
Syntax	BIT BIT.B	src,dst or Bl <sup>-</sup> src,dst	T.W	src,dst				
Operation	src .an	src .and. dst						
Description	The so result a	The source operand and the destination operand are logically ANDed. The result affects only the status bits in SR.						
	Regist cleared	ter Mode: the register bits Rdst.19:16 (.W) resp. Rdst. 19:8 (.B) are no						
Status Bits	N: Z: C: V:	Set if result is negative (MSB = 1), reset if positive (MSB = 0) Set if result is zero, reset otherwise Set if the result is not zero, reset otherwise. C = (.not. Z) Reset						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.							
Example	Test if TONI i	if one – or both – of bits 15 and 14 of R5 (16-bit data) is set. Jump to label Il if this is the case. R5.19:16 are not affected.						
	BIT	#C000h,R5		; Test R5.15:14 bits				
	JNZ 	TONI		; At least one bit is set in R5 ; Both bits are reset				
Example	A table label T	word pointed to by R ONI if at least one b	85 (20- it is se	bit address) is used to test bits in R7. Jump to et. R7.19:16 are not affected.				
	BIT.W JC 	@R5,R7 TONI		; Test bits in R7 ; At least one bit is set ; Both are reset				
Example	A table Port1.	ble byte pointed to by R5 (20-bit address) is used to test bits in output. 1. Jump to label TONI if no bit is set. The next table byte is addressed.						
	BIT.B	@R5+,&P10UT	; Tes	st I/O port P1 bits. R5 + 1				
	JNC	TONI		; No corresponding bit is set				
				; At least one bit is set				

* BR, BRANCH	Branch to	destination	in lower 64K address space					
Syntax	BR	dst						
Operation	dst -> PC							
Emulation	MOV	dst,PC						
Description	An uncond address s instruction	litional branch is taken to an address anywhere in the lower 64K pace. All source addressing modes can be used. The branch is a word instruction.						
Status Bits	Status bits are not affected.							
Example	Examples for all addressing modes are given.							
	BR	#EXEC	;Branch to label EXEC or direct branch (e.g. #0A4h) ; Core instruction MOV @PC+,PC					
	BR	EXEC	; Branch to the address contained in EXEC ; Core instruction MOV X(PC),PC ; Indirect address					
	BR	&EXEC	; Branch to the address contained in absolute ; address EXEC ; Core instruction MOV X(0),PC ; Indirect address					
	BR	R5	; Branch to the address contained in R5 ; Core instruction MOV R5,PC ; Indirect R5					
	BR	@R5	; Branch to the address contained in the word ; pointed to by R5. ; Core instruction MOV @R5,PC ; Indirect, indirect R5					
	BR	@R5+	; Branch to the address contained in the word pointed ; to by R5 and increment pointer in R5 afterwards. ; The next time—S/W flow uses R5 pointer—it can ; alter program execution due to access to ; next address in a table pointed to by R5 ; Core instruction MOV @R5,PC ; Indirect, indirect R5 with autoincrement					
	BR	X(R5)	; Branch to the address contained in the address ; pointed to by R5 + X (e.g. table with address ; starting at X). X can be an address or a label ; Core instruction MOV X(R5),PC ; Indirect, indirect R5 + X					

CALL	Call a Subrout	Call a Subroutine in lower 64 K							
Syntax	CALL de	st							
Operation	$\begin{array}{l} dst \to tmp \\ SP - 2 \to SP \\ PC \to @SP \\ tmp \to PC \end{array}$	16-bit dst is updated PC with saved 16-bit dst	evaluated and stored n return address to TOS t to PC						
Description	A subroutine of address in the The call instru- instruction.	A subroutine call is made from an address in the lower 64 K to a subroutine address in the lower 64 K. All seven source addressing modes can be used. The call instruction is a word instruction. The return is made with the RET nstruction.							
Status Bits	Not affected PC.19:16: Cleared (address in lower 64 K)								
Mode Bits	OSCOFF, CPI	OSCOFF, CPUOFF, and GIE are not affected.							
Examples	Examples for all addressing modes are given.								
	Immediate Mode: Call a subroutine at label EXEC (lower 64 K) or call directly to address.								
	CALL #EXE	с	; Start address EXEC						
	CALL #0AA	04h	; Start address 0AA04h						
	Symbolic Mod EXEC. EXEC	e: Call a subrouting is located at the ac	e at the 16-bit address contained in address ddress (PC + X) where X is within PC $\pm$ 32 K.						
	CALL EXEC	;	; Start address at @EXEC. z16(PC)						
	Absolute Mode: Call a subroutine at the 16-bit address contained in absolute address EXEC in the lower 64 K.								
	CALL &EXE	С	; Start address at @EXEC						
	Register Mode R5.15:0.	e: Call a subroutine	e at the 16-bit address contained in register						
	CALL R5		; Start address at R5						
	Indirect Mode: Call a subroutine at the 16-bit address contained in the word pointed to by register R5 (20-bit address).								
	CALL @R5		; Start address at @R5						

* CLR[.W] * CLR.B	Clear destination Clear destination		
Syntax	CLR CLR.B	dst or dst	CLR.W dst
Operation	0 -> dst		
Emulation	MOV MOV.B	#0,dst #0,dst	
Description	The destination operand is cleared.		
Status Bits	Status bits are not affected.		
Example	RAM word TONI is cleared.		
	CLR	ΤΟΝΙ	; 0 –> TONI
Example	Register R5 is cleared.		
	CLR	R5	
Example	RAM byte TONI is cleared.		
	CLR.B	TONI	; 0 –> TONI

* CLRC	Clear carry bit				
Syntax	CLRC				
Operation	0 -> C				
Emulation	BIC #1,SR				
Description	The carry bit (C) is cleared. The clear carry instruction is a word instruction.				
Status Bits	<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Cleared</li> <li>V: Not affected</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The 16-bit decimal counter pointed to by R13 is added to a 32-bit counter pointed to by R12.				
	CLRC; C=0: defines startDADD@R13,0(R12); add 16-bit counter to low word of 32-bit counterDADC2(R12); add carry to high word of 32-bit counter				
* CLRN	Clear negative bit				
-------------	----------------------------------------------------------------	----------------------------------------------------	-----------------------------------------------------------------------------------------	--------------------------------	--
Syntax	CLRN				
Operation	$0 \rightarrow N$ or (.NOT.src .AND. dst -> dst)				
Emulation	BIC #4	4,SR			
Description	The constandestination of negative bit i	nt 04h is inve operand. The Instruction is a	rted (0FFFBh) and is logically AN result is placed into the destinati word instruction.	IDed with the on. The clear	
Status Bits	N: Reset to Z: Not affect C: Not affect V: Not affect	0 oted oted oted			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The Negative with negative	e bit in the state a numbers of t	us register is cleared. This avoids sp he subroutine called.	ecial treatment	
	CLRN CALL	SUBR			
SUBR	JN 	SUBRET	; If input is negative: do nothing an	d return	
SUBRET	 RET				

* CLRZ	Clear zero bit				
Syntax	CLRZ				
Operation	$0 \rightarrow Z$ or (.NOT.src .AND. dst -> dst)				
Emulation	BIC #2,SR				
Description	The constant 02h is inverted (0FFFDh) and logically ANDed with the destination operand. The result is placed into the destination. The clear zero bit instruction is a word instruction.				
Status Bits	<ul><li>N: Not affected</li><li>Z: Reset to 0</li><li>C: Not affected</li><li>V: Not affected</li></ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The zero bit in the status register is cleared.				
	CLRZ				
	Indirect, Auto-Increment mode: Call a subroutine at the 16-bit address con- tained in the word pointed to by register R5 (20-bit address) and increment the 16-bit address in R5 afterwards by 2. The next time the software uses R5 as a pointer, it can alter the program execution due to access to the next word ad- dress in the table pointed to by R5.				
	CALL @R5+ ; Start address at @R5. R5 + 2				
	Indexed mode: Call a subroutine at the 16-bit address contained in the 20-bit address pointed to by register (R5 + X), e.g. a table with addresses starting at X. The address is within the lower 64 KB. X is within $\pm$ 32 KB.				
	CALL X(R5) ; Start address at @(R5+X). z16(R5)				

CMP[.W] CMP.B	Compare source word and destination word Compare source byte and destination byte				
Syntax	CMP CMP.B	src,dst or ( src,dst	CMP.W	src,dst	
Operation	(.not.src)	+1+dst or c	dst – sro	c	
Description	The sour by adding affects of	ce operand is su g the 1's comple nly the status bit	Ibtracted ment of is in SR	d from the destination operand. This is made the source + 1 to the destination. The result	
	Register Mode: the register bits Rdst.19:16 (.W) resp. Rdst. 19:8 (.B) are not cleared.				
Status Bits	N: Se Z: Se C: Se V: Se tir tiv	et if result is neg et if result is zero et if there is a ca et if the subtraction nation operand de re source operan positive result, res	ative (si o (src = .rry from on of a r elivers a nd from set other	rc > dst), reset if positive (src = dst) dst), reset otherwise (src $\neq$ dst) in the MSB, reset otherwise negative source operand from a positive des- a negative result, or if the subtraction of a posi- in a negative destination operand delivers a rwise (no overflow).	
Mode Bits	OSCOFF	F, CPUOFF, and	GIE are	e not affected.	
Example	$\begin{array}{llllllllllllllllllllllllllllllllllll$			6-bit constant 1800h. Jump to label TONI if ddress of EDE is within $\ \mbox{PC}\pm32\ \mbox{K}.$	
	CMP JEQ 	#01800h,ED TONI	E	; Compare word EDE with 1800h ; EDE contains 1800h ; Not equal	
Example	A table word pointed to by (R5 + 10) is compared with R R7 contains a lower, signed 16-bit number. R7.19: address of the source operand is a 20-bit address in f		10) is compared with R7. Jump to label TONI if 6-bit number. R7.19:16 is not cleared. The s a 20-bit address in full memory range.		
	CMP.W 1	10(R5),R7		; Compare two signed numbers	
	JL 7 	ΓΟΝΙ		; R7 < 10(R5) ; R7 >= 10(R5)	
Example	A table to output Pe addresse	oyte pointed to b ort1. Jump to lab ed.	oy R5 (2 oel TON	20-bit address) is compared to the value in Il if values are equal. The next table byte is	
	CMP.B	@R5+,&P1OUT	; Co	ompare P1 bits with table. R5 + 1	
	JEQ	TONI	-	; Equal contents	
				; Not equal	

* DADC[.W] * DADC.B	Add carry decimally to destination Add carry decimally to destination						
Syntax	DADC DADC.B	dst or DA dst	DC.W	src,dst			
Operation	dst + C -> ds	dst + C -> dst (decimally)					
Emulation	DADD DADD.B	#0,dst #0,dst					
Description	The carry bit	The carry bit (C) is added decimally to the destination.					
Status Bits	<ul> <li>N: Set if MSB is 1</li> <li>Z: Set if dst is 0, reset otherwise</li> <li>C: Set if destination increments from 9999 to 0000, reset otherwise Set if destination increments from 99 to 00, reset otherwise</li> <li>V: Undefined</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The four-digit decimal number contained in R5 is added to an eight-digit mal number pointed to by R8.						
	CLRC		; Reset	carry			
	DADD DADC	R5,0(R8) 2(R8)	; next in ; Add L ; Add ca	istruction's start condition is defined SDs + C arry to MSD			
Example	The two-digit decimal number contained in R5 is added to a four- number pointed to by R8.			ained in R5 is added to a four-digit decimal			
	CLRC DADD.B DADC	R5,0(R8) 1(R8)	; Reset ; next in ; Add LS ; Add ca	carry nstruction's start condition is defined SDs + C arry to MSDs			

DADD[.W] DADD.B	Add source word and carry decimally to destination word Add source byte and carry decimally to destination byte				
Syntax	DADD src,dst or DADD DADD.B src,dst	.W src,dst			
Operation	src + dst + C $\rightarrow$ dst (decimally)				
Description	The source operand and the des (.W) binary coded decimals (B and the carry bit C are added de operand is not affected. The pr result is not defined for non-BC	stination operand are treated as two (.B) or four CD) with positive signs. The source operand cimally to the destination operand. The source revious content of the destination is lost. The D numbers.			
Status Bits	<ul> <li>N: Set if MSB of result is 1</li> <li>Z: Set if result is zero, rese</li> <li>C: Set if the BCD result is otherwise</li> <li>V: Undefined</li> </ul>	(word > 7999h, byte > 79h), reset if MSB is 0. t otherwise too large (word > 9999h, byte > 99h), reset			
Mode Bits	OSCOFF, CPUOFF, and GIE a	re not affected.			
Example	Decimal 10 is added to the 16-	bit BCD counter DECCNTR.			
Example	DADD #10h,&DECCNTR ; A The eight-digit BCD number c BCD+2 is added decimally to an R5 (BCD+2 and R5 contain the	add 10 to 4-digit BCD counter ontained in 16-bit RAM addresses BCD and n eight-digit BCD number contained in R4 and MSDs). The carry C is added, and cleared.			
	CLRC DADD.W &BCD,R4 DADD.W &BCD+2,R5 JC OVERFLOW	; Clear carry ; Add LSDs. R4.19:16 = 0 ; Add MSDs with carry. R5.19:16 = 0 ; Result >9999,9999: go to error routine			
		; Result ok			
Example	The two-digit BCD number con decimally to a two-digit BCD nι also. R4.19:8 = 0	tained in word BCD (16-bit address) is added umber contained in R4. The carry C is added,			
	CLRC	; Clear carry			
	DADD.B &BCD,R4	; Add BCD to R4 decimally. R4: 0.00ddh			

* DEC[.W] * DEC.B	Decrement destination Decrement destination				
Syntax	DEC DEC.B	dst or dst	r	DEC.W	dst
Operation	dst – 1 –> ds	t			
Emulation Emulation	SUB # <sup>-</sup> SUB.B # <sup>-</sup>	∣,dst ∣,dst			
Description	The destination operand is decremented by one. The original contents are lost.				
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 1, reset otherwise</li> <li>C: Reset if dst contained 0, set otherwise</li> <li>V: Set if an arithmetic overflow occurs, otherwise reset. Set if initial value of destination was 08000h, otherwise reset. Set if initial value of destination was 080h, otherwise reset.</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	R10 is decre	mented by	<sup>,</sup> 1		
	DEC	R10		; Decrement	R10

; Move a block of 255 bytes from memory location starting with EDE to memory location starting with ;TONI. Tables should not overlap: start of destination address TONI must not be within the range EDE ; to EDE+0FEh

,		
	MOV	#EDE,R6
	MOV	#255,R10
L\$1	MOV.B	@R6+,TONI-EDE-1(R6)
	DEC	R10
	JNZ	L\$1

; Do not transfer tables using the routine above with the overlap shown in Figure 4–36.

Figure 4–36. Decrement Overlap



* DECD[.W] * DECD.B	Double-decrement destination Double-decrement destination					
Syntax	DECD DECD.B	dst dst	or	DECD.W	dst	
Operation	dst – 2 –> ds	st				
Emulation Emulation	SUB #2 SUB.B #2	2,dst 2,dst				
Description	The destinati	on ope	randi	is decremer	nted by	two. The original contents are lost.
Status Bits	<ul> <li>N: Set if res</li> <li>Z: Set if dsi</li> <li>C: Reset if</li> <li>V: Set if an Set if initi Set if initi</li> </ul>	sult is r t conta dst cor arithm tial valu	negati ined 2 ntaine letic o ue of o ue of o	ve, reset if   2, reset othe d 0 or 1, se verflow occ destination destination	positive erwise et other curs, oth was 08 was 08	e wise herwise reset. 3001 or 08000h, otherwise reset. 31 or 080h, otherwise reset.
Mode Bits	OSCOFF, CI	OSCOFF, CPUOFF, and GIE are not affected.				
Example	R10 is decre	R10 is decremented by 2.				
		DEC	5	R10	;[	Decrement R10 by two
; Move a block of 255 w ; starting with TONI ; Tables should not over ; range EDE to EDE+0F ;	rords from me rlap: start of d Eh L\$1	MOV MOV MOV MOV DECE	ocatic tion ad	on starting v ddress TON #EDE,Re #510,R1 @R6+,T R10 L\$1	vith ED NI must 6 0 ONI-E	DE to memory location t not be within the TDE-2(R6)
Example	Memory at lo	ocation	LEO	is decreme	ented by	y two.
		DEC	D.B	LEO	;[	Decrement MEM(LEO)
	Decrement s	status b	oyte S	TATUS by t	two.	
		DEC	D.B	STATUS		

* DINT	Disable (general) interrupts			
Syntax	DINT			
Operation	0 $\rightarrow$ GIE or (0FFF7h .AND. SR $\rightarrow$ SR / .NOT.src .AND. dst -> dst)			
Emulation	BIC #8,SR			
Description	All interrupts are disabled. The constant 08h is inverted and logically ANDed with the status register (SR). The result is placed into the SR.			
Status Bits	Status bits are not affected.			
Mode Bits	GIE is reset. OSCOFF and CPUOFF are not affected.			
Example	The general interrupt enable (GIE) bit in the status register is cleared to allow a nondisrupted move of a 32-bit counter. This ensures that the counter is not modified during the move by any interrupt.			
	DINT ; All interrupt events using the GIE bit are disabled NOP			
	MOV COUNTHI,R5 ; Copy counter MOV COUNTLO,R6			
	EINT ; All interrupt events using the GIE bit are enabled			
	Note: Disable Interrupt			

If any code sequence needs to be protected from interruption, the DINT should be executed at least one instruction before the beginning of the uninterruptible sequence, or should be followed by a NOP instruction.

* EINT	Enable (general) interrupts
Syntax	EINT
Operation	1 → GIE or (0008h .OR. SR -> SR / .src .OR. dst -> dst)
Emulation	BIS #8,SR
Description	All interrupts are enabled. The constant #08h and the status register SR are logically ORed. The result is placed into the SR.
Status Bits	Status bits are not affected.
Mode Bits	GIE is set. OSCOFF and CPUOFF are not affected.
Example	The general interrupt enable (GIE) bit in the status register is set.

; Interrupt routine of ports P1.2 to P1.7

;

; P1IN is the address of the register where all port bits are read. P1IFG is the address of

; the register where all interrupt events are latched.

	PUSH.B BIC.B EINT	&P1IN @SP,&P1IFG	; Reset only accepted flags ; Preset port 1 interrupt flags stored on stack ; other interrupts are allowed
	BIT JEQ	#Mask,@SP MaskOK	; Flags are present identically to mask: jump
MaskOK	BIC	#Mask,@SP	
	INCD	SP	; Housekeeping: inverse to PUSH instruction ; at the start of interrupt subroutine. Corrects : the stack pointer.
	RETI		

## Note: Enable Interrupt

The instruction following the enable interrupt instruction (EINT) is always executed, even if an interrupt service request is pending when the interrupts are enable.

* INC[.W] * INC.B	Increment destination Increment destination				
Syntax	INC dst or INC.W dst INC.B dst				
Operation	dst + 1 -> dst				
Emulation	ADD #1,dst				
Description	The destination operand is incremented by one. The original contents are lost.				
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFh, reset otherwise</li> <li>C: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFFh, reset otherwise</li> <li>V: Set if dst contained 07FFFh, reset otherwise Set if dst contained 07FFFh, reset otherwise</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The status byte, STATUS, of a process is incremented. When it is equal to 11, a branch to OVFL is taken.				
	INC.B STATUS CMP.B #11,STATUS JEQ OVFL				

* INCD[.W] * INCD.B	Double-increment destination Double-increment destination				
Syntax	INCD INCD.B	dst or dst	INCD.W	dst	
Operation	dst + 2 -> d	st			
Emulation Emulation	ADD # ADD.B #	2,dst 2,dst			
Example	The destina	tion operan	d is incremen	ted by two. The original contents are lost.	
Status Bits	<ul> <li>N: Set if re</li> <li>Z: Set if ds</li> <li>Set if ds</li> <li>Set if ds</li> <li>Set if ds</li> <li>V: Set if ds</li> <li>Set if ds</li> </ul>	sult is nega at contained at contained at contained at contained at contained at contained	ative, reset if 1 OFFFEh, re 1 OFEh, reset 1 OFFFEh or 1 OFEh or OF 1 O7FFEh or 1 O7Eh or O71	positive set otherwise otherwise 0FFFFh, reset otherwise Fh, reset otherwise 07FFFh, reset otherwise Fh, reset otherwise	
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The item on the top of the stack (TOS) is removed without using a register.				
	PUSH	R5 SP	; R5 is th ; in the s · Remov	ne result of a calculation, which is stored ystem stack e TOS by double-increment from stack	
	RET		; Do not ; register	use INCD.B, SP is a word-aligned	
Example	The byte on	the top of	the stack is i	ncremented by two.	
	INCD.B	0(SP)	; Byte or	TOS is increment by two	

* INV[.W] * INV.B	Invert destination Invert destination				
Syntax	INV da INV.B da	st st			
Operation	.NOT.dst ->	dst			
Emulation Emulation	XOR #0 XOR.B #0	)FFFFh,dst )FFh,dst			
Description	The destination operand is inverted. The original contents are lost.				
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise</li> <li>C: Set if result is not zero, reset otherwise ( = .NOT. Zero) Set if result is not zero, reset otherwise ( = .NOT. Zero)</li> <li>V: Set if initial destination operand was negative, otherwise reset</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	Content of R MOV INV INC	5 is negated ( #00AEh,R5 R5 R5	twos complement). ; ; Invert R5, ; R5 is now negated,	R5 = 000AEh R5 = 0FF51h R5 = 0FF52h	
Example	Content of m	emory byte Ll	EO is negated.		
	MOV.B INV.B INC.B	#0AEh,LEO LEO LEO	; ; Invert LEO, ; MEM(LEO) is negated	MEM(LEO) = 0AEh MEM(LEO) = 051h ,MEM(LEO) = 052h	

JC JHS	Jump if carry Jump if Higher or Same (unsigned)			
Syntax	JC	label		
	JHS	label		
Operation	If C = 1: If C = 0:	PC + $(2 \times 0)$ execute the	Dffset) $\rightarrow$ PC e following instruction	
Description	The carry bit C in the status register is tested. If it is set, the signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit program counter PC. This means a jump in the range -511 to +512 words relative to the PC in the full memory range. If C is reset, the instruction after the jump is executed.			
	JC is used	for the test o	of the carry bit C	
	JHS is used	d for the con	nparison of unsigned numbers	
Status Bits	Status bits are not affected			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected			
Example	The state of the port 1 pin P1IN.1 bit defines the program flow.			
	BIT.B #2, JC Lat	&P1IN pel1	; Port 1, bit 1 set? Bit -> C ; Yes, proceed at Label1 ; No, continue	
Example	If R5 ≥ R6 (	(unsigned) th	ne program continues at Label2	
	CMP R6 JHS Lat	,R5 bel2	; Is R5 ≥ R6? Info to C ; Yes, C = 1 ; No, R5 < R6. Continue	
Example	If R5 ≥ 123	45h (unsigne	ed operands) the program continues at Label2	
	CMPA #12 JHS Lat	2345h,R5 bel2	; Is R5 ≥ 12345h? Info to C ; Yes, 12344h < R5 <= F,FFFFh. C = 1 ; No, R5 < 12345h. Continue	

JEQ,JZ	Jump if equal,Jump if zero			
Syntax	JZ	label		
	JEQ	label		
Operation	lf Z = 1: If Z = 0:	PC + $(2 \times C)$ execute foll	Dffset) $\rightarrow$ PC owing instruction	
Description	The Zero bit Z in the status register is tested. If it is set, the signed 10-bit wor offset contained in the instruction is multiplied by two, sign extended, an added to the 20-bit program counter PC. This means a jump in the range -51 to +512 words relative to the PC in the full memory range. If Z is reset, th instruction after the jump is executed.			
	JZ is used	for the test o	f the Zero bit Z	
	JEQ is use	d for the com	nparison of operands	
Status Bits	Status bits	are not affec	ted	
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected			
Example	The state of the P2IN.0 bit defines the program flow			
	RITR #1 & P2IN · Port 2 bit 0 reset?			
	JZ La	bel1	: Yes. proceed at Label1	
			; No, set, continue	
Example	lf R5 = 150	)00h (20-bit d	lata) the program continues at Label2	
	CMPA #1	5000h,R5	; Is R5 = 15000h? Info to SR	
	JEQ La	bel2	; Yes, R5 = 15000h. Z = 1	
			; No, R5 ≠ 15000h. Continue	
Example	R7 (20-bit o at Label4.	counter) is inc	remented. If its content is zero, the program continues	
	ADDA #1	,R7	; Increment R7	
	JZ La	bel4	; Zero reached: Go to Label4	
			; R7 ≠ 0. Continue here.	

JGE	Jump if Gre	eater or Equal (	signed)	
Syntax	JGE	label		
Operation	lf (N .xor. V lf (N .xor. V	() = 0: PC + ( () = 1: execu	$(2 \times \text{Offset}) \rightarrow \text{PC}$ te following instruction	
Description	The negative bits are set instruction counter PC PC in full M executed.	ve bit N and the o t or both are res is multiplied by t c. This means a lemory range. If	overflow bit V in the status register are tested. If both set, the signed 10-bit word offset contained in the wo, sign extended, and added to the 20-bit program jump in the range -511 to +512 words relative to the only one bit is set, the instruction after the jump is	
	JGE is use due to over	d for the compa flow, the decision	rison of signed operands: also for incorrect results on made by the JGE instruction is correct.	
	Note: JGE used after t clear the V	emulates the n he instructions <i>i</i> -bit.	on-implemented JP (jump if positive) instruction if AND, BIT, RRA, SXTX and TST. These instructions	
Status Bits	Status bits	are not affected	1	
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected			
Example	If byte EDE (lower 64 K) contains positive data, go to Label1. Software can run in the full memory range.			
	TST.B	&EDE	; Is EDE positive? V <- 0	
	JGE	Label1	; Yes, JGE emulates JP	
			; No, 80h <= EDE <= FFh	
Example	If the conter program co range.	nt of R6 is greate ontinues a Labe	er than or equal to the memory pointed to by R7, the I5. Signed data. Data and program in full memory	
	CMP	@R7,R6	; Is R6 ≥ @R7?	
	JGE	Label5	; Yes, go to Label5	
			; No, continue here.	
Example	If R5 $\ge$ 123 in full mem	45h (signed ope ory range.	erands) the program continues at Label2. Program	
	CMPA	#12345h.R5	: Is R5 ≥ 12345h?	
	JGE	Label2	; Yes, 12344h < R5 <= 7FFFFh.	
			; No, 80000h <= R5 < 12345h.	

JL	Jump if Less (signed)			
Syntax	JL	label		
Operation	lf (N .xor. V) If (N .xor. V)	) = 1: PC + (2 × ) = 0: execute f	Offset) $\rightarrow$ PC ollowing instruction	
Description	The negativ one is set, th by two, sign means a jur range. If bo jump is exe	e bit N and the ove ne signed 10-bit wo n extended, and a np in the range -51 th bits N and V are cuted.	rflow bit V in the status register are tested. If only rd offset contained in the instruction is multiplied dded to the 20-bit program counter PC. This 1 to +512 words relative to the PC in full memory e set or both are reset, the instruction after the	
	JL is used for to overflow,	or the comparison of the decision made	of signed operands: also for incorrect results due by the JL instruction is correct.	
Status Bits	Status bits a	are not affected		
Mode Bits	OSCOFF, C	PUOFF, and GIE	are not affected	
Example	If byte EDE contains a smaller, signed operand than byte TONI, continue at Label1. The address EDE is within PC $\pm$ 32 K.			
	CMP.B	&TONI,EDE ;	Is EDE < TONI	
	JL	Label1	; Yes	
			; No, TONI <= EDE	
Example	If the signed address) th memory rar	d content of R6 is e program continunge.	less than the memory pointed to by R7 (20-bit les at Label Label5. Data and program in full	
	CMP	@R7,R6	; Is R6 < @R7?	
	JL	Label5	; Yes, go to Label5	
			; No, continue here.	
Example	If R5 < 1234 program in	15h (signed operar full memory range	ids) the program continues at Label2. Data and	
	CMPA	#12345h.R5	; ls R5 < 12345h?	
	JL	Label2	; Yes, 80000h =< R5 < 12345h.	
			$\cdot$ No. 10244b $\neq$ DE $- \neq$ 7EEEb	

JMP	Jump unconditionally			
Syntax	JMP	label		
Operation	PC + (2 × C	Offset) $\rightarrow$ PC		
Description	The signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit program counter PC. This means an unconditional jump in the range -511 to +512 words relative to the PC in the full memory. The JMP instruction may be used as a BR or BRA instruction within its limited range relative to the program counter.			
Status Bits	Status bits	are not affected		
Mode Bits	OSCOFF, C	PUOFF, and GI	E are not affected	
Example	The byte STATUS is set to 10. Then a jump to label MAINLOOP is made. Data in lower 64 K, program in full memory range.			
	MOV.B	#10,&STATUS	; Set STATUS to 10	
	JMP	MAINLOOP	; Go to main loop	
Example	The interrup Program in 64K.	ot vector TAIV of full memory ran	Timer_A3 is read and used for the program flow. ge, but interrupt handlers always starts in lower	
	ADD RETI JMP JMP RETI	&TAIV,PC IHCCR1 IHCCR2	; Add Timer_A interrupt vector to PC ; No Timer_A interrupt pending ; Timer block 1 caused interrupt ; Timer block 2 caused interrupt ; No legal interrupt, return	

JN	Jump if Negative				
Syntax	JN	label			
Operation	If N = 1: If N = 0:	$PC + (2 \times Offse)$ execute following	$t) \rightarrow PC$ ng instruction		
Description	The negative word offset of added to the to +512 word instruction a	he negative bit N in the status register is tested. If it is set, the signed 10-bit ord offset contained in the instruction is multiplied by two, sign extended, and dded to the 20-bit program counter PC. This means a jump in the range -511 $\rightarrow$ +512 words relative to the PC in the full memory range. If N is reset, the instruction after the jump is executed.			
Status Bits	Status bits a	are not affected			
Mode Bits	OSCOFF, C	PUOFF, and GI	E are not affected		
Example	The byte COUNT is tested. If it is negative, program execution continues at Label0. Data in lower 64 K, program in full memory range.				
	TST.B	&COUNT	; Is byte COUNT negative?		
	JN	Label0	; Yes, proceed at Label0		
			; COUNT $\geq$ 0		
Example	R6 is subtracted from R5. If the result is negative, program continues at Label2. Program in full memory range.				
	SUB	R6,R5	; R5 – R6 -> R5		
	JN	Label2	; R5 is negative: R6 > R5 (N = 1)		
			; $R5 \ge 0$ . Continue here.		
Example	R7 (20-bit counter) is decremented. If its content is below zero, the program continues at Label4. Program in full memory range.				
	SUBA	#1,R7	; Decrement R7		
	JN	Label4	; R7 < 0: Go to Label4		
			; R7 $\ge$ 0. Continue here.		

JNC JLO	Jump if No carry Jump if lower (unsigned)			
Syntax	JNC JLO	label label		
Operation	If C = 0: If C = 1:	PC + (2 × Offse execute following	$Pt) \rightarrow PC$ ng instruction	
Description	The carry bit C in the status register is tested. If it is reset, the signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit program counter PC. This means a jump in the range -511 to +512 words relative to the PC in the full memory range. If C is set, the instruction after the jump is executed.			
	JNC is used	d for the test of t	he carry bit C	
	JLO is used	JLO is used for the comparison of unsigned numbers .		
Status Bits	Status bits are not affected			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected			
Example	If byte EDE < 15 the program continues at Label2. Unsigned data. Data in lower 64 K, program in full memory range.			
	CMP.B	#15,&EDE	; Is EDE < 15? Info to C	
	JLO	Label2	; Yes, EDE < 15. C = 0	
			; No, EDE $\geq$ 15. Continue	
Example	The word TONI is added to R5. If no carry occurs, continue at Label0. T address of TONI is within PC $\pm$ 32 K.			
	ADD	TONI,R5	; TONI + R5 -> R5. Carry -> C	
	JNC	Label0	; No carry	
			; Carry = 1: continue here	

JNZ JNE	Jump if Not Zero Jump if Not Equal			
Syntax	JNZ JNE	label label		
Operation	If Z = 0: If Z = 1:	$PC + (2 \times Offset) \rightarrow$ execute following in	PC struction	
Description	The zero bit Z in the status register is tested. If it is reset, the signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit program counter PC. This means a jump in the range -511 to +512 words relative to the PC in the full memory range. If Z is set, the instruction after the jump is executed.			
	JNZ is used	I for the test of the Z	ero bit Z	
	JNE is used	d for the comparison	of operands	
Status Bits	Status bits a	are not affected		
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected			
Example	The byte STATUS is tested. If it is not zero, the program continues at Label3. The address of STATUS is within PC $\pm$ 32 K.			
	TST.B	STATUS	; Is STATUS = 0?	
	JNZ	Label3	; No, proceed at Label3	
			; Yes, continue here	
Example	If word EDE program in	E ≠ 1500 the program full memory range.	m continues at Label2. Data in lower 64 K,	
	CMP	#1500,&EDE	; Is EDE = 1500? Info to SR	
	JNE	Label2	; No, EDE ≠ 1500.	
			; Yes, R5 = 1500. Continue	
Example	R7 (20-bit of continues a	counter) is decrement t Label4. Program in	nted. If its content is not zero, the program full memory range.	
	SUBA	#1.B7	: Decrement B7	
	JNZ	Label4	: Zero not reached: Go to Label4	
			; Yes, R7 = 0. Continue here.	

MOV[.W] MOV.B		Move source word to destination word Move source byte to destination byte			
Syntax		MOV src,dst or MOV.W src,dst MOV.B src,dst			
Operation		$\text{src} \rightarrow \text{dst}$			
Description		The source affected.	operand is copied to the dea	stination. The source operand is not	
Status Bits		<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Not affected</li> <li>V: Not affected</li> </ul>			
Mode Bits		OSCOFF, C	PUOFF, and GIE are not aff	ected.	
Example		Move a 16-	bit constant 1800h to absolu	te address-word EDE (lower 64 K).	
		MOV	#01800h,&EDE	; Move 1800h to EDE	
Example		The content TOM. The lo 64K.	ts of table EDE (word data, 1 ength of the tables is 030h w	6-bit addresses) are copied to table ords. Both tables reside in the lower	
		MOV	#EDE,R10	; Prepare pointer (16-bit address)	
	Loop	MOV	@R10+,TOM-EDE-2(R10)	; R10 points to both tables. R10+2	
		CMP	#EDE+60h,R10	; End of table reached?	
		JLO	Loop	; Not yet	
				; Copy completed	
Example		The conten TOM. The I memory rar	ts of table EDE (byte data, 1 ength of the tables is 020h l nge, but must be within R10 :	6-bit addresses) are copied to table bytes. Both tables may reside in full ±32 K.	
		MOVA	#EDE,R10	; Prepare pointer (20-bit)	
		MOV	#20h,R9	; Prepare counter	
	Loop	MOV.B	@R10+,TOM-EDE-1(R10)	; R10 points to both tables. ; R10+1	
		DEC	R9	; Decrement counter	
		JNZ	Loop	; Not yet done	
				; Copy completed	

* NOP	No operati	ion		
Syntax	NOP			
Operation	None			
Emulation	MOV	#0, R3		
Description	No operation is performed. The instruction may be used for the elimination of instructions during the software check or for defined waiting times.			
Status Bits	Status bits	are not affected.		

* POP[.W] * POP.B	Pop word from stack to destination Pop byte from stack to destination					
Syntax	POP POP.B	dst dst				
Operation	@SP -> ter SP + 2 -> S temp -> dst	np P				
Emulation Emulation	MOV MOV.B	@SP+,dst @SP+,dst	or	MOV.W	@SP+,dst	
Description	The stack location pointed to by the stack pointer (TOS) is moved to the destination. The stack pointer is incremented by two afterwards.					
Status Bits	Status bits are not affected.					
Example	The contents	nts of R7 and the status register are restored from the stack.				
	POP POP	R7 SR	; Restore ; Restore	R7 status reg	gister	
Example	The contents	of RAM by	rte LEO is	restored	from the stack.	
	POP.B	LEO	; The low	byte of th	e stack is moved to LEO.	
Example	The contents	of R7 is re	stored fro	m the sta	ck.	
	POP.B	R7	; The low ; the high	byte of th byte of R	ne stack is moved to R7, 7 is 00h	
Example	The contents restored from	s of the me the stack.	emory poi	nted to by	/ R7 and the status register are	
	POP.B	0(R7) SB	; The low ; the byte : Example ; : Example ; : Last wo	byte of th which is e: R7 = Mem e: R7 = Mem	ne stack is moved to the pointed to by R7 203h (R7) = low byte of system stack 20Ah (R7) = low byte of system stack k moved to the SB	
			,			

## Note: The System Stack Pointer

L

The system stack pointer (SP) is always incremented by two, independent of the byte suffix.

.

PUSH[.W] PUSH.B	Save a word on the stack Save a byte on the stack					
Syntax	PUSH PUSH.B	dst or dst	PUSH.W	dst		
Operation	$\begin{array}{ll} SP-2 & \rightarrow \\ dst & \rightarrow \end{array}$	SP @SP				
Description	The 20-bit stack pointer SP is decremented by two. The operand is then copied to the RAM word addressed by the SP. A pushed byte is stored in the low byte, the high byte is not affected.					
Status Bits	Not affected.					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	Save the tw	o 16-bit	registers F	9 and R10 or	n the stack.	
	PUSH PUSH	R9 R10	; ;	Save R9 and YYYh	R10 XXXXh	
Example	Save the two bytes EDE and TONI on the stack. The addresses EDE and TONI are within PC $\pm$ 32 K.					
	PUSH.B	EDE	; 5	Save EDE xx>	٢Xh	
	PUSH.B	TONI	; 5	Save TONI	xxYYh	

RET		Return from subroutine						
Syntax		RET						
Operation		$\begin{array}{l} @ SP & \rightarrow \\ SP + 2 & \rightarrow \end{array}$	PC.15:0 SP	Saved F	PC to PC.15:0.	PC.19:16 ← 0		
Description		The 16-bit r instruction i following the are cleared.	The 16-bit return address (lower 64 K), pushed onto the stack by a CALL nstruction is restored to the PC. The program continues at the address ollowing the subroutine call. The four MSBs of the program counter PC.19:16 are cleared.					
Status Bits		Not affected PC.19:16: Cleared						
Mode Bits		OSCOFF, CPUOFF, and GIE are not affected.						
Example		Call a subroutine SUBR in the lower 64 K and return to the address in the lowe 64K after the CALL						
		CALL	#SUBR		; Call subroutine ; Return by RE1	e starting at SUBR Γ to here		
	SUBR	PUSH	R14		; Save R14 (16	bit data)		
					; Subroutine coo	de		
		POP	R14		; Restore R14			
		RET			; Return to lowe	er 64 K		

Figure 4–37. The Stack After a RET Instruction



RETI	Return from	Return from interrupt				
Syntax	RETI	RETI				
Operation	$\begin{array}{ll} @ SP & \rightarrow \\ SP + 2 & \rightarrow \\ @ SP & \rightarrow \\ SP + 2 & \rightarrow \end{array}$	SR.15:0 SP PC.15:0 SP House	Restore saved status register SR with PC.19:16 Restore saved program counter PC.15:0 keeping			
Description	The status service rout The stack p	The status register is restored to the value at the beginning of the interrupt service routine. This includes the four MSBs of the program counter PC.19:16. The stack pointer is incremented by two afterwards.				
	The 20-bit status bits) at the begir address foll The stack p	The 20-bit PC is restored from PC.19:16 (from same stack location as the status bits) and PC.15:0. The 20-bit program counter is restored to the value at the beginning of the interrupt service routine. The program continues at the address following the last executed instruction when the interrupt was granted. The stack pointer is incremented by two afterwards.				
Status Bits	N: resto Z: resto C: resto V: resto	<ul> <li>N: restored from stack</li> <li>Z: restored from stack</li> <li>C: restored from stack</li> <li>V: restored from stack</li> </ul>				
Mode Bits	OSCOFF, C	PUOFF, and	d GIE are restored from stack			
Example	Interrupt ha stack.	Interrupt handler in the lower 64 K. A 20-bit return address is stored on the stack.				
	INTRPT PUSHM.A	#2,R14	; Save R14 and R13 (20-bit data)			
			; Interrupt handler code			
	POPM.A	#2,R14	; Restore R13 and R14 (20-bit data)			
	RETI		; Return to 20-bit address in full memory range			

* RLA[.W] * RLA.B	Rotate left arithmetically Rotate left arithmetically					
Syntax	RLA RLA.B	dst dst	or	RLA.W	dst	
Operation	C <- MSE	C <- MSB <- MSB-1 LSB+1 <- LSB <- 0				
Emulation	ADD ADD.B	dst,dst dst,dst				
Description	The destination operand is shifted left one position as shown in Figure 4–38. The MSB is shifted into the carry bit (C) and the LSB is filled with 0. The RLA instruction acts as a signed multiplication by 2.					
	A		16 J. L. S.	0.4000		

An overflow occurs if dst  $\geq$  04000h and dst < 0C000h before operation is performed: the result has changed sign.

Fiaure 4–38.	Destination Operand—Arithmetic Shift Left



An overflow occurs if dst  $\geq$  040h and dst < 0C0h before the operation is performed: the result has changed sign.

Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from the MSB</li> <li>V: Set if an arithmetic overflow occurs: the initial value is 04000h ≤ dst &lt; 0C000h; reset otherwise Set if an arithmetic overflow occurs: the initial value is 0400h ≤ dst &lt; 0C0h; reset otherwise</li> </ul>						
Mode Bits	OSCOFF, C	PUOFF, and C	GIE are	not affected.			
Example	R7 is multiplied by 2.						
	RLA	R7	; Shift	left R7 (×2)			
Example	The low byte	e of R7 is mult	iplied b	y 4.			
	RLA.B RLA.B	R7 R7	; Shift ; Shift	left low byte of left low byte of	R7 (× 2 R7 (× 4	)	
	Note: RL	A Substitutio	n				
	The assemb	oler does not i	recogni	ze the instructio	on:		
	RLA @F	15+, F	RLA.B	@R5+,	or	RLA(.B) @R5	
	It must be substituted by:						
	ADD @F	85+,-2(R5) A	DD.B	@R5+,-1(R5)	or	ADD(.B) @R5	

* RLC[.W] * RLC.B	Rotate left Rotate left	through ca through ca	arry arry		
Syntax	RLC RLC.B	dst dst	or	RLC.W	dst
Operation	C <- MSB <- MSB-1 LSB+1 <- LSB <- C				
Emulation	ADDC	dst,dst			
Description	The destination operand is shifted left one position as shown in Figure 4–39. The carry bit (C) is shifted into the LSB and the MSB is shifted into the carry bit (C).				

Figure 4–39. Destination Operand—Carry Left Shift



RRA[.W] RRA.B	Rotate Right Arithmetically destination word Rotate Right Arithmetically destination byte					
Syntax	RRA.B	dst or R	RA.W dst			
Operation	$\text{MSB} \rightarrow$	$MSB\toMSB$	-1. →	$\text{LSB+1} \rightarrow \text{ LSB}$	$\rightarrow$ C	
Description	The destination operand is shifted right arithmetically by one bit position as shown in Figure 4–40. The MSB retains its value (sign). RRA operates equal to a signed division by 2. The MSB is retained and shifted into the MSB-1. The LSB+1 is shifted into the LSB. The previous LSB is shifted into the carry bit C.					
Status Bits	N: S Z: S C: L V: F	<ul> <li>Set if result is negative (MSB = 1), reset otherwise (MSB = 0)</li> <li>Set if result is zero, reset otherwise</li> <li>Loaded from the LSB</li> <li>Reset</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	The signed 16-bit number in R5 is shifted arithmetically right one position.					
	RRA	R5		; R5/2 -> R5		
Example	The sigr	ned RAM byte	EDE is sh	ifted arithmetically	right one position.	

RRA.B EDE ; EDE/2 -> EDE

Figure 4–40. Rotate Right Arithmetically RRA.B and RRA.W



RRC[.W] RRC.B	Rotate Right through carry destination word Rotate Right through carry destination byte				
Syntax	RRC RRC.B	dst or RRC.Wdst dst			
Operation	C  ightarrow MSB -	$\rightarrow$ MSB-1 $\rightarrow$ LSB+	$+1 \rightarrow LSB \rightarrow C$		
Description	The destination operand is shifted right by one bit position as shown in Figure 4–41. The carry bit C is shifted into the MSB and the LSB is shifted into the carry bit C.				
Status Bits	N: Set i Z: Set i C: Load V: Rese	Set if result is negative (MSB = 1), reset otherwise (MSB = 0) Set if result is zero, reset otherwise Loaded from the LSB Reset			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	RAM word EDE is shifted right one bit position. The MSB is loaded with 1.				
	SETC RRC	EDE	; Prepare carry for MSB ; EDE = EDE » 1 + 8000h		

Figure 4–41. Rotate Right through Carry RRC.B and RRC.W



* SBC[.W] * SBC.B	Subtract source and borrow/.NOT. carry from destination Subtract source and borrow/.NOT. carry from destination							
Syntax	SBC SBC.B	dst dst	or	SBC.W	dst			
Operation	dst + 0FFF dst + 0FFf	dst + 0FFFFh + C -> dst dst + 0FFh + C -> dst						
Emulation	SUBC SUBC.B	#0,dst #0,dst						
Description	The carry bit (C) is added to the destination operand minus one. The previous contents of the destination are lost.							
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB of the result, reset otherwise. Set to 1 if no borrow, reset if borrow.</li> <li>V: Set if an arithmetic overflow occurs, reset otherwise.</li> </ul>							
Mode Bits	OSCOFF,	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The 16-bit pointed to	counter p by R12.	pointed to b	by R13 is	subtracted	from a 32-bit counter		
	SUB SBC	@R13, 2(R12)	0(R12)	;	Subtract LS Subtract ca	SDs rry from MSD		
Example	The 8-bit counter pointed to by R13 is subtracted from a 16-bit counter pointer to by R12.					a 16-bit counter pointed		
	SUB.B @R13,0(R12) SBC.B 1(R12)				; Subtract LSDs ; Subtract carry from MSD			
	Note: B	orrow Imp	lementatio	on.		· · · · · ·		
	The borro	w is treate	d as a .NO	T. carry :	Borrow Yes No	Carry bit 0 1		

* SETC	Set carry bit				
Syntax	SETC				
Operation	1 -> C				
Emulation	BIS	#1,SR			
Description	The carry	bit (C) is set.			
Status Bits	<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Set</li> <li>V: Not affected</li> </ul>				
Mode Bits	OSCOFF,	CPUOFF, and GIE	are not affected.		
Example	Emulation Subtract F Assume th	of the decimal sub R5 from R6 decimal nat R5 = 03987h ar	traction: ly nd R6 = 04137h		
DSUB	ADD INV SETC DADD	#06666h,R5 R5 R5,R6	; Move content R5 from 0–9 to 6–0Fh ; R5 = $03987h + 06666h = 09FEDh$ ; Invert this (result back to 0–9) ; R5 = .NOT. R5 = 06012h ; Prepare carry = 1 ; Emulate subtraction by addition of:		
			; (010000h – R5 – 1) ; R6 = R6 + R5 + 1 ; R6 = 0150h		

* SETN	Set negative bit		
Syntax	SETN		
Operation	1 -> N		
Emulation	BIS #4,SR		
Description	The negative bit (N) is set.		
Status Bits	N: Set Z: Not affected C: Not affected V: Not affected		
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.		

* SETZ	Set zero bit		
Syntax	SETZ		
Operation	1 -> Z		
Emulation	BIS #2,SR		
Description	The zero bit (Z) is set.		
Status Bits	<ul><li>N: Not affected</li><li>Z: Set</li><li>C: Not affected</li><li>V: Not affected</li></ul>		
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.		

SUB[.W] SUB.B	Subtract source word from destination word Subtract source byte from destination byte				
Syntax	SUBsrc,dstorSUB.Wsrc,dstSUB.Bsrc,dst				
Operation	$(.not.src) + 1 + dst \rightarrow dst$ or $dst - src \rightarrow dst$				
Description	The source operand is subtracted from the destination operand. This is made by adding the 1's complement of the source + 1 to the destination. The source operand is not affected, the result is written to the destination operand.				
Status Bits	<ul> <li>N: Set if result is negative (src &gt; dst), reset if positive (src &lt;= dst)</li> <li>Z: Set if result is zero (src = dst), reset otherwise (src ≠ dst)</li> <li>C: Set if there is a carry from the MSB, reset otherwise</li> <li>V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	A 16-bit constant 7654h is subtracted from RAM word EDE.				
	SUB	#7654h,&EDE	; Subtract 7654h from EDE		
Example	A table word pointed to by R5 (20-bit address) is subtracted from R7. Afterwards, if R7 contains zero, jump to label TONI. R5 is then auto-incremented by 2. R7.19:16 = 0.				
	SUB	@R5+,R7	; Subtract table number from R7. R5 + 2		
	JZ	TONI	; $R7 = @R5$ (before subtraction)		
			; R7 <> @R5 (before subtraction)		
Example	Byte CNT is subtracted from byte R12 points to. The address of CNT i PC $\pm$ 32 K. The address R12 points to is in full memory range.				
	SUB.B	CNT,0(R12)	; Subtract CNT from @R12		

SUBC[.W] SUBC.B	Subtract source word with carry from destination word Subtract source byte with carry from destination byte				
Syntax	SUBC src,dst or SUBC.W src,dst SUBC.B src,dst				
Operation	$(.not.src) + C + dst \rightarrow dst  \text{ or } dst - (src - 1) + C \rightarrow dst$				
Description	The source operand is subtracted from the destination operand. This is done by adding the 1's complement of the source + carry to the destination. The source operand is not affected, the result is written to the destination operand. Used for 32, 48, and 64-bit operands.				
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB, reset otherwise</li> <li>V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	A 16-bit constant 7654h is subtracted from R5 with the carry from the previous instruction. R5.19:16 = 0				
	SUBC.W	#7654h,R5	; Subtract 7654h + C from R5		
Example	A 48-bit number (3 words) pointed to by R5 (20-bit address) is subtracted from a 48-bit counter in RAM, pointed to by R7. R5 points to the next 48-bit number afterwards. The address R7 points to is in full memory range.				
	SUB	@R5+,0(R7)	; Subtract LSBs. R5 + 2		
	SUBC	@R5+,2(R7)	; Subtract MIDs with C. R5 + 2		
	SUBC	@R5+,4(R7)	; Subtract MSBs with C. R5 + 2		
Example	Byte CNT is subtracted from the byte, R12 points to. The carry of the previo instruction is used. The address of CNT is in lower 64 K.				
	SUBC.B	&CNT,0(R12)	; Subtract byte CNT from @R12		
SWPB	Swap bytes				
-------------	-----------------------------------------------------------------------------------------------------	-------------	----------------	--	
Syntax	SWPB	dst			
Operation	dst.15:8 ⇔	dst.7:0			
Description	The high and the low byte of the operand are exchanged. PC.19:16 bits are cleared in register mode.				
Status Bits	Not affected				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	Exchange the bytes of RAM word EDE (lower 64 K).				
	MOV	#1234h,&EDE	; 1234h -> EDE		
	SWPB	&EDE	; 3412h -> EDE		

Figure 4–42. Swap Bytes in Memory

Before SWPB 15	8	7		0
High By	rte		Low Byte	
After SWPB				
15	8	7		0
Low By	te		High Byte	

Figure 4–43. Swap Bytes in a Register

Before SWI	PB	•	-		•
19 16	15	8	1		0
x	High Byte			Low Byte	
After SWPE	3				
19 16	15	8	7		0
0 0	Low Byte			High Byte	

SXT	Extend sign			
Syntax	SXT dst			
Operation	$dst.7 \rightarrow dst$	.15:8, dst.7 $\rightarrow$ dst.19	9:8 (Register Mode)	
Description	Register Mo Rdst.19:8	ode: the sign of the lo	w byte of the operand is extended into the bits	
	Rdst.7 = 0:	Rdst.19:8 = 000h af	terwards.	
	Rdst.7 = 1:	Rdst.19:8 = FFFh af	terwards.	
	Other Mode byte.	es: the sign of the low	byte of the operand is extended into the high	
	dst.7 = 0: h	igh byte = 00h afterv	vards.	
	dst.7 = 1: h	igh byte = FFh afterv	vards.	
Status Bits	<ul> <li>N: Set if result is negative, reset otherwise</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if result is not zero, reset otherwise (C = .not.Z)</li> <li>V: Reset</li> </ul>			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.			
Example	The signed 8-bit data in EDE (lower 64 K) is sign extended and added to the 16-bit signed data in R7.			
	MOV.B SXT ADD	&EDE,R5 R5 R5,R7	; EDE -> R5. 00XXh ; Sign extend low byte to R5.19:8 ; Add signed 16-bit values	
Example	The signed 8-bit data in EDE (PC $\pm$ 32 K) is sign extended and added to t 20-bit data in R7.			
	MOV.B	EDE,R5	; EDE -> R5. 00XXh	
	SXT	R5	; Sign extend low byte to R5.19:8	
	ADDA	R5,R7	; Add signed 20-bit values	

* TST[.W] * TST.B	Test destinat Test destinat	ion ion			
Syntax	TST TST.B	dst or dst	TST.W dst		
Operation	dst + 0FFFFI dst + 0FFh +	h + 1 1			
Emulation	CMP CMP.B	#0,dst #0,dst			
Description	The destination ing to the res	on operand sult. The de	is compared stination is no	with zero. The status bits are set accord- ot affected.	
Status Bits	N: Set if des Z: Set if des C: Set V: Reset	stination is stination co	negative, res ntains zero, r	et if positive eset otherwise	
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	R7 is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at R7POS.				
	R7POS R7NEG R7ZERO	TST JN JZ 	R7 R7NEG R7ZERO	; Test R7 ; R7 is negative ; R7 is zero ; R7 is positive but not zero ; R7 is negative ; R7 is zero	
Example	The low byte of R7 is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at R7POS.				
	R7POS R7NEG R7ZERO	TST.B JN JZ 	R7 R7NEG R7ZERO	; Test low byte of R7 ; Low byte of R7 is negative ; Low byte of R7 is zero ; Low byte of R7 is positive but not zero ; Low byte of R7 is negative ; Low byte of R7 is zero	

XOR[.W] XOR.B	Exclusive OR source word with destination word Exclusive OR source byte with destination byte			
Syntax	XOR XOR.B	dst or dst	XOR.W dst	
Operation	src .xor. dst	$\rightarrow$ dst		
Description	The source placed into content of th	and des the destin he destin	stination openation. The station is lost.	erands are exclusively ORed. The result is source operand is not affected. The previous .
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if result is not zero, reset otherwise (C = .not. Z)</li> <li>V: Set if both operands are negative before execution, reset otherwise</li> </ul>			
Mode Bits	OSCOFF, C	PUOFF,	and GIE are	e not affected.
Example	Toggle bits in word CNTR (16-bit data) with information (bit = 1) in address-word TONI. Both operands are located in lower 64 K.			
	XOR	&TONI,8	&CNTR	; Toggle bits in CNTR
Example	A table word pointed to by R5 (20-bit address) is used to toggle bits in R6. R6.19:16 = 0.			
	XOR	@R5,R6	6	; Toggle bits in R6
Example	Reset to zer byte EDE. F	ro those R7.19:8 =	bits in the lov = 0. The add	w byte of R7 that are different from the bits in Iress of EDE is within PC $\pm32$ K.
	XOR.B INV.B	EDE,R7 R7		; Set different bits to 1 in R7. ; Invert low byte of R7, high byte is 0h

## 4.6.3 Extended Instructions

The extended MSP430X instructions give the MSP430X CPU full access to its 20-bit address space. Some MSP430X instructions require an additional word of op-code called the extension word. All addresses, indexes, and immediate numbers have 20-bit values, when preceded by the extension word. The MSP430X extended instructions are listed and described in the following pages. For MSP430X instructions that do not require the extension word, it is noted in the instruction description.

* ADCX.A * ADCX.[W] * ADCX.B	Add carry to destination address-word Add carry to destination word Add carry to destination byte				
Syntax	ADCX.A dst ADCX dst or ADCX.W dst ADCX.B dst				
Operation	dst + C -> dst				
Emulation	ADDCX.A #0,dst ADDCX #0,dst ADDCX.B #0,dst				
Description	The carry bit (C) is added to the destination operand. The previous contents of the destination are lost.				
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB of the result, reset otherwise</li> <li>V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The 40-bit counter, pointed to by R12 and R13, is incremented.				
	INCX.A @R12 ; Increment lower 20 bits ADCX.A @R13 ; Add carry to upper 20 bits				

ADDX.A ADDX[.W] ADDX.B	Add source address-word to destination address-word Add source word to destination word Add source byte to destination byte					
Syntax	ADDX.A ADDX ADDX.B	src,dst src,dst or AD src,dst	DX.W src,dst			
Operation	src + dst $\rightarrow$	dst				
Description	The source contents of address spa	e operand is ac the destination ace.	lded to the destination operand. The previous are lost. Both operands can be located in the full			
Status Bits	N: Set i Z: Set i C: Set i V: Set i two i	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB of the result, reset otherwise</li> <li>V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise</li> </ul>				
Mode Bits	OSCOFF, C	CPUOFF, and GI	E are not affected.			
Example	Ten is added to the 20-bit pointer CNTR located in two words CNTR (LSBs) and CNTR+2 (MSBs).					
	ADDX.A	#10,CNTR	; Add 10 to 20-bit pointer			
Example	A table word (16-bit) pointed to by R5 (20-bit address) is added to R6. The jump to label TONI is performed on a carry.					
	ADDX.W	@R5,R6	; Add table word to R6			
	JC	TONI	; Jump if carry			
			; No carry			
Example	A table byte pointed to by R5 (20-bit address) is added to R6. The jump to labe TONI is performed if no carry occurs. The table pointer is auto-incremented by 1.					
	ADDX.B	@R5+,R6	; Add table byte to R6. R5 + 1. R6: 000xxh			
	JNC	TONI	; Jump if no carry			
			; Carry occurred			
	Note: Use execution. ADDX.A ADDX A	ADDA for the for Rsrc,Rdst	ollowing two cases for better code density and or			

ADDCX.A ADDCX[.W] ADDCX.B	Add source address-word and carry to destination address-word Add source word and carry to destination word Add source byte and carry to destination byte				
Syntax	ADDCX.A src ADDCX src ADDCX.B src	,dst ,dst or ADDCX.W src ,dst	,dst		
Operation	src + dst + C →	→ dst			
Description	The source ope The previous of located in the fu	erand and the carry bit C a contents of the destinational address space.	are added to the destination operand. on are lost. Both operands may be		
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB of the result, reset otherwise</li> <li>V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise</li> </ul>				
Mode Bits	OSCOFF, CPU	OFF, and GIE are not aff	ected.		
Example	Constant 15 and the carry of the previous instruction are added to the 20-bit counter CNTR located in two words.				
	ADDCX.A	#15,&CNTR	; Add 15 + C to 20-bit CNTR		
Example	A table word pointed to by R5 (20-bit address) and the carry C are added to R6 The jump to label TONI is performed on a carry.				
	ADDCX.W	@R5,R6	; Add table word + C to R6		
	JC	TONI	; Jump if carry		
			; No carry		
Example	A table byte pointed to by R5 (20-bit address) and the carry bit C are added R6. The jump to label TONI is performed if no carry occurs. The table pointer auto-incremented by 1.				
	ADDCX.B	@R5+,R6	; Add table byte + C to R6. R5 + 1		
	JNC	TONI	; Jump if no carry		
			; Carry occurred		

ANDX.A ANDX[.W] ANDX.B	Logical AND of source address-word with destination address-word Logical AND of source word with destination word Logical AND of source byte with destination byte					
Syntax	ANDX.A src ANDX src ANDX.B src	,dst ,dst or ANDX.W ,dst	src,dst			
Operation	src .and. dst $ ightarrow$	dst				
Description	The source oper result is placed operands may	erand and the destir into the destination. be located in the full	nation operand are logically ANDed. The The source operand is not affected. Both address space.			
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if the result is not zero, reset otherwise. C = (.not. Z)</li> <li>V: Reset</li> </ul>					
Mode Bits	OSCOFF, CPU	OFF, and GIE are no	ot affected.			
Example	The bits set in R5 (20-bit data) are used as a mask (AAA55h) for the address-word TOM located in two words. If the result is zero, a branch is taken to label TONI.					
	MOVA	#AAA55h,R5	; Load 20-bit mask to R5			
	ANDX.A	R5,TOM	; TOM .and. R5 -> TOM			
	JZ	TONI	; Jump if result 0			
			; Result > 0			
	or shorter:					
	ANDX.A	#AAA55h,TOM	; TOM .and. AAA55h -> TOM			
	JZ	TONI	; Jump if result 0			
Example	A table byte po R6.19:8 = 0. Th	binted to by R5 (20- ne table pointer is au	bit address) is logically ANDed with R6. to-incremented by 1.			
	ANDX.B	@R5+,R6	; AND table byte with R6. R5 + 1			

BICX.A BICX[.W] BICX.B	Clear bits set in source address-word in destination address-word Clear bits set in source word in destination word Clear bits set in source byte in destination byte				
Syntax	BICX.A BICX BICX.B	src,dst src,dst or BICX.W src,dst	src,dst		
Operation	(.not. src) .a	nd. dst $\rightarrow$ dst			
Description	The invertee ANDed. The affected. Bo	d source operand and result is placed into the th operands may be loca	the destination operand are logically e destination. The source operand is not ated in the full address space.		
Status Bits	<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Not affected</li> <li>V: Not affected</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The bits 19:15 of R5 (20-bit data) are cleared.				
	BICX.A	#0F8000h,R5	; Clear R5.19:15 bits		
Example	A table word pointed to by R5 (20-bit address) is used to clear bits in R7. R7.19:16 = 0				
	BICX.W	@R5,R7	; Clear bits in R7		
Example	A table byte Port1.	pointed to by R5 (20-bi	t address) is used to clear bits in output		
	BICX.B	@R5,&P1OUT	; Clear I/O port P1 bits		

BISX.A BISX[.W] BISX.B	Set bits set in source address-word in destination address-word Set bits set in source word in destination word Set bits set in source byte in destination byte				
Syntax	BISX.A BISX BISX.B	src,dst src,dst or BISX.W src,dst	src,dst		
Operation	src .or. dst -	→ dst			
Description	The source operand and the destination operand are logically ORed. The result is placed into the destination. The source operand is not affected. Both operands may be located in the full address space.				
Status Bits	N: Not a Z: Not a C: Not a V: Not a	ffected ffected ffected ffected			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	Bits 16 and 15 of R5 (20-bit data) are set to one.				
	BISX.A	#018000h,R5	; Set R5.16:15 bits		
Example	A table word pointed to by R5 (20-bit address) is used to set bits in R7.				
	BISX.W	@R5,R7	; Set bits in R7		
Example	A table byte	pointed to by R5 (20-bit a	ddress) is used to set bits in output Port1.		
	BISX.B	@R5,&P1OUT	; Set I/O port P1 bits		

BITX.A BITX[.W] BITX.B	Test bits set in source address-word in destination address-word Test bits set in source word in destination word Test bits set in source byte in destination byte					
Syntax	BITX.A BITX BITX.B	src,dst src,dst or BITX.W src,dst	src,dst			
Operation	src .and. ds	t				
Description	The source result affect address spa	operand and the destin ts only the status bits. E ace.	ation operand are logically ANDed. The Both operands may be located in the full			
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if the result is not zero, reset otherwise. C = (.not. Z)</li> <li>V: Reset</li> </ul>					
Mode Bits	OSCOFF, C	PUOFF, and GIE are no	ot affected.			
Example	Test if bit 16	6 or 15 of R5 (20-bit data	a) is set. Jump to label TONI if so.			
	BITX.A	#018000h,R5	; Test R5.16:15 bits			
	JNZ	TONI	; At least one bit is set			
			; Both are reset			
Example	A table word pointed to by R5 (20-bit address) is used to test bits in R7. Jump to label TONI if at least one bit is set.					
	BITX.W	@R5,R7	; Test bits in R7: C = .not.Z			
	JC	TONI	; At least one is set			
			; Both are reset			
Example	A table byte pointed to by R5 (20-bit address) is used to test bits in input Port1. Jump to label TONI if no bit is set. The next table byte is addressed.					
	BITX.B	@R5+.&P1IN	: Test input P1 bits. R5 + 1			
	JNC	TONI	; No corresponding input bit is set			
	: At least one bit is set					

* CLRX.A * CLRX.[W] * CLRX.B	Clear destination address-word Clear destination word Clear destination byte						
Syntax	CLRX.A CLRX CLRX.B	dst dst dst	or	CLRX.W	dst		
Operation	0 -> dst						
Emulation	MOVX.A #0,dst MOVX #0,dst MOVX.B #0,dst						
Description	The destination operand is cleared.						
Status Bits	Status bits are not affected.						
Example	RAM address-word TONI is cleared.				•		
	CLRX.A TONI ; 0 -> TONI						

CMPX.A CMPX[.W] CMPX.B	Compare source address-word and destination address-word Compare source word and destination word Compare source byte and destination byte						
Syntax	CMPX.A src, CMPX src, CMPX.B src,	dst dst or CMPX.W dst	src,dst				
Operation	(.not. src) + 1 +	dst or dst-src					
Description	The source oper 1's complement status bits. Both	rand is subtracted fro of the source + 1 to operands may be le	om the destination operand by adding the the destination. The result affects only the ocated in the full address space.				
Status Bits	<ul> <li>N: Set if result is negative (src &gt; dst), reset if positive (src &lt;= dst)</li> <li>Z: Set if result is zero (src = dst), reset otherwise (src ≠ dst)</li> <li>C: Set if there is a carry from the MSB, reset otherwise</li> <li>V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a negative destination operand delivers a positive result, reset otherwise (no overflow).</li> </ul>						
Mode Bits	OSCOFF, CPU	OFF, and GIE are no	ot affected.				
Example	Compare EDE equals the cons	with a 20-bit constant.	ant 18000h. Jump to label TONI if EDE				
	CMPX.A	#018000h,EDE	; Compare EDE with 18000h				
	JEQ	TONI	; EDE contains 18000h				
			; Not equal				
Example	A table word poil label TONI if R7	inted to by R5 (20-bi ' contains a lower, si	it address) is compared with R7. Jump to igned, 16-bit number.				
	CMPX.W	@R5,R7	; Compare two signed numbers				
	JL	TONI	; R7 < @R5				
			; R7 >= @R5				
Example	A table byte pointed to by R5 (20-bit address) is compared to the input in I/O Port1. Jump to label TONI if the values are equal. The next table byte is addressed.						
	CMPX.B	@R5+,&P1IN	; Compare P1 bits with table. R5 + 1				
	JEQ	TONI	; Equal contents				
			; Not equal				
	Note: Use CMP/ CMPA CMPA	A for the following tw Rsrc,Rdst or #imm20,Rdst	o cases for better density and execution.				

* DADCX.A * DADCX[.W] * DADCX.B	Add carry decimally to destination address-word Add carry decimally to destination word Add carry decimally to destination byte					
Syntax	DADCX.A DADCX DADCX.B	dst dst or DA dst	DCX.W	src,dst		
Operation	dst + C -> ds	st (decimally)				
Emulation	DADDX.A #0,dst DADDX #0,dst DADDX.B #0,dst					
Description	The carry bit	(C) is added	decimally	to the destination.		
Status Bits	<ul> <li>N: Set if MSB of result is 1 (address-word &gt; 79999h, word &gt; 7999h, byte &gt; 79h), reset if MSB is 0.</li> <li>Z: Set if result is zero, reset otherwise.</li> <li>C: Set if the BCD result is too large (address-word &gt; 99999h, word &gt; 9999h, byte &gt; 99h), reset otherwise.</li> <li>V: Undefined.</li> </ul>					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	The 40-bit co	ounter, pointed	to by R1	2 and R13, is incremented decimally.		
	DADDX.A DADCX.A	#1,0(R12) 0(R13)	; Increme ; Add car	nt lower 20 bits ry to upper 20 bits		

DADDX.A DADDX[.W] DADDX.B	Add source address-word and carry decimally to destination address-word Add source word and carry decimally to destination word Add source byte and carry decimally to destination byte						
Syntax	DADDX.A src DADDX src DADDX.B src	,dst ,dst or DADDX.W ,dst	src,dst				
Operation	src + dst + C $\rightarrow$	dst (decimally)					
Description	The source ope (.W), or five (.A) operand and th The source ope are lost. The re- be located in th	The source operand and the destination operand are treated as two (.B), four (.W), or five (.A) binary coded decimals (BCD) with positive signs. The source operand and the carry bit C are added decimally to the destination operand. The source operand is not affected. The previous contents of the destination are lost. The result is not defined for non-BCD numbers. Both operands may be located in the full address space.					
Status Bits	<ul> <li>N: Set if MSB of result is 1 (address-word &gt; 79999h, word &gt; 7999h, byte &gt; 79h), reset if MSB is 0.</li> <li>Z: Set if result is zero, reset otherwise.</li> <li>C: Set if the BCD result is too large (address-word &gt; 99999h, word &gt; 9999h, byte &gt; 99h), reset otherwise.</li> <li>V: Undefined.</li> </ul>						
Mode Bits	OSCOFF, CPU	OFF, and GIE are no	t affected.				
Example	Decimal 10 is added to the 20-bit BCD counter DECCNTR located in two words.						
	DADDX.A	#10h,&DECCNTR	; Add 10 to 20-bit BCD counter				
Example	The eight-digit E added decimal (BCD+2 and R	BCD number containe ly to an eight-digit 5 contain the MSDs).	ed in 20-bit addresses BCD and BCD+2 is BCD number contained in R4 and R5				
	CLRC		; Clear carry				
	DADDX.W	BCD,R4	; Add LSDs				
	DADDX.W	BCD+2,R5	; Add MSDs with carry				
	JC	OVERFLOW	; Result >99999999: go to error routine				
		;	Result ok				
Example	The two-digit I decimally to a tr	BCD number conta wo-digit BCD numbe	ined in 20-bit address BCD is added r contained in R4.				
	CLRC		; Clear carry				
	DADDX.B	BCD,R4	; Add BCD to R4 decimally. : R4: 000ddh				

* DECX.A * DECX[.W] * DECX.B	Decrement destination address-word Decrement destination word Decrement destination byte							
Syntax	DECX DECX DECX.B	dst dst dst	or	DECX.W	dst			
Operation	dst – 1 –> d	st						
Emulation	SUBX.A # SUBX # SUBX.B #	1,dst 1,dst 1,dst						
Description	The destination operand is decremented by one. The original contents are lost.							
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 1, reset otherwise</li> <li>C: Reset if dst contained 0, set otherwise</li> <li>V: Set if an arithmetic overflow occurs, otherwise reset.</li> </ul>							
Mode Bits	OSCOFF, C	PUOFF,	and G	IE are not aff	ected.			
Example	RAM addres	ss-word <sup>-</sup>	TONI	s decremente	ed by 1			
	DECX.A	TONI		; Decrement	TONI			

* DECDX.A * DECDX[.W] * DECDX.B	Double-decrement destination address-word Double-decrement destination word Double-decrement destination byte							
Syntax	DECDX.A dst DECDX dst or DECDX.W dst DECDX.B dst							
Operation	dst – 2 –> dst							
Emulation	SUBX.A #2,dst SUBX #2,dst SUBX.B #2,dst							
Description	The destination operand is decremented by two. The original contents are lost.							
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 2, reset otherwise</li> <li>C: Reset if dst contained 0 or 1, set otherwise</li> <li>V: Set if an arithmetic overflow occurs, otherwise reset.</li> </ul>							
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.							
Example	RAM address-word TONI is decremented by 2.							
	DECDX.A TONI ; Decrement TONI by two							

* INCX.A * INCX[.W] * INCX.B	Increment destination address-word Increment destination word Increment destination byte						
Syntax	INCX.A INCX INCX.B	dst dst or IN dst	ICX.W	dst			
Operation	dst + 1 -> ds	st					
Emulation	ADDX.A #1,dst ADDX #1,dst ADDX.B #1,dst						
Description	The destinati	on operand is	incremen	ted by one. The original contents are lost.			
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFFFh, reset otherwise</li> <li>Set if dst contained 0FFFFh, reset otherwise</li> <li>C: Set if dst contained 0FFFFh, reset otherwise</li> <li>Set if dst contained 07FFFh, reset otherwise</li> </ul>						
Mode Bits	OSCOFF, CF	PUOFF, and G	BIE are no	t affected.			
Example	RAM addres	s-word TONI	is increme	ented by 1.			
	INCX.A	TONI	; Increme	ent TONI (20-bits)			

* INCDX.A * INCDX[.W] * INCDX.B	Double-increment destination address-word Double-increment destination word Double-increment destination byte						
Syntax	INCDX.A dst INCDX dst or INCDX.W dst INCDX.B dst						
Operation	dst + 2 -> dst						
Emulation	ADDX.A #2,dst ADDX #2,dst ADDX.B #2,dst						
Example	The destination operand is incremented by two. The original contents are lost.						
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 0FFFEh, reset otherwise Set if dst contained 0FFFEh, reset otherwise</li> <li>Set if dst contained 0FFFEh or 0FFFFh, reset otherwise</li> <li>C: Set if dst contained 0FFFEh or 0FFFFh, reset otherwise Set if dst contained 0FFFEh or 0FFFFh, reset otherwise</li> <li>Set if dst contained 0FFFEh or 0FFFFh, reset otherwise</li> <li>Set if dst contained 0FFFEh or 0FFFFh, reset otherwise</li> <li>Set if dst contained 0FFFEh or 0FFFFh, reset otherwise</li> <li>Set if dst contained 0FFFEh or 0FFFFh, reset otherwise</li> <li>Set if dst contained 07FFFEh or 07FFFFh, reset otherwise</li> <li>Set if dst contained 07FFEh or 07FFFFh, reset otherwise</li> <li>Set if dst contained 07FFEh or 07FFFFh, reset otherwise</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	RAM byte LEO is incremented by two; PC points to upper memory						
	INCDX.B LEO ; Increment LEO by two						

* INVX.A * INVX[.W] * INVX.B	Invert dest Invert dest Invert dest	ination ination ination					
Syntax	INVX.A INVX INVX.B	dst dst or dst	INVX.W	dst			
Operation	.NOT.dst -	> dst					
Emulation	XORX.A #0FFFFh,dst XORX #0FFFFh,dst XORX.B #0FFh,dst						
Description	The destin	ation ope	rand is inve	rted. The original contents are lost.			
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFFFh, reset otherwise</li> <li>Set if dst contained 0FFh, reset otherwise</li> <li>C: Set if result is not zero, reset otherwise (= .NOT. Zero)</li> <li>V: Set if initial destination operand was negative, otherwise reset</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	20-bit content of R5 is negated (twos complement). INVX.A R5 ; Invert R5 INCX.A R5 ; R5 is now negated						
Example	Content of INVX.B INCX.B	memory LEO LEO	byte LEO is ; Inv ; ME	s negated. PC is pointing to upper memory rert LEO EM(LEO) is negated			

MOVX.A MOVX[.W] MOVX.B		Move source address-word to destination address-word Move source word to destination word Move source byte to destination byte					
Syntax		MOVX.A src,dst MOVX src,dst or MOVX.W src,dst MOVX.B src,dst					
Operation		$\text{src} \rightarrow \text{dst}$					
Description		The source affected. Bo	operand is copied to the de oth operands may be located	stination. The source operand is not in the full address space.			
Status Bits		<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Not affected</li> <li>V: Not affected</li> </ul>					
Mode Bits		OSCOFF, C	PUOFF, and GIE are not aff	ected.			
Example		Move a 20-	bit constant 18000h to absol	ute address-word EDE.			
		MOVX.A	#018000h,&EDE	; Move 18000h to EDE			
Example		The content TOM. The le	ts of table EDE (word data, 2 ength of the table is 030h wo	20-bit addresses) are copied to table ords.			
		MOVA	#EDE,R10	; Prepare pointer (20-bit address)			
	Loop	MOVX.W	@R10+,TOM-EDE-2(R10)	; R10 points to both tables. R10+2			
		CMPA	#EDE+60h,R10	; End of table reached?			
		JLO	Loop	; Not yet			
				; Copy completed			
Example		The conten TOM. The le	ts of table EDE (byte data, 2 ength of the table is 020h by	O-bit addresses) are copied to table tes.			
		MOVA	#EDE,R10	; Prepare pointer (20-bit)			
		MOV	#20h,R9	; Prepare counter			
	Loop	MOVX.B	@R10+,TOM-EDE-1(R10)	; R10 points to both tables. ; R10+1			
		DEC	R9	; Decrement counter			
		JNZ	Loop	; Not yet done			
				; Copy completed			

Ten of the 28 possible addressing combinations of the MOVX.A instruction can use the MOVA instruction. This saves two bytes and code cycles. Examples for the addressing combinations are:

MOVX.A	Rsrc,Rdst	MOVA	Rsrc,Rdst	; Reg/Reg
MOVX.A	#imm20,Rdst	MOVA	#imm20,Rdst	; Immediate/Reg
MOVX.A	&abs20,Rdst	MOVA	&abs20,Rdst	; Absolute/Reg
MOVX.A	@Rsrc,Rdst	MOVA	@Rsrc,Rdst	; Indirect/Reg
MOVX.A	@Rsrc+,Rdst	MOVA	@Rsrc+,Rdst	; Indirect,Auto/Reg
MOVX.A	Rsrc,&abs20	MOVA	Rsrc,&abs20	; Reg/Absolute

The next four replacements are possible only if 16-bit indexes are sufficient for the addressing.

MOVX.A	z20(Rsrc),Rdst	MOVA	z16(Rsrc),Rdst	; Indexed/Reg
MOVX.A	Rsrc,z20(Rdst)	MOVA	Rsrc,z16(Rdst)	; Reg/Indexed
MOVX.A	symb20,Rdst	MOVA	symb16,Rdst	; Symbolic/Reg
MOVX.A	Rsrc,symb20	MOVA	Rsrc,symb16	; Reg/Symbolic

POPM.A POPM[.W]	Restore n CPU registers (20-bit data) from the stack Restore n CPU registers (16-bit data) from the stack					
Syntax	Popm.a Popm.w	#n,Rdst #n,Rdst	$1 \le n \le 16$ or POPM	#n,Rdst	$1 \le n \le 16$	
Operation	POPM.A: Restore the register values from stack to the specified CPU registers. The stack pointer SP is incremented by four for each register restored from stack. The 20-bit values from stack (2 words per register) are restored to the registers.					
	POPM.W: F registers. T restored fro restored to	Restore the f The stack po m stack. The the CPU reg	6-bit registe binter SP is e 16-bit value jisters.	r values from sta incremented by es from stack (or	ack to the specified CPU y two for each register ne word per register) are	
	Note : This	does not us	e the extens	ion word.		
Description	POPM.A: T CPU registe is incremen	he CPU regi ers, starting v ted by (n × 4	sters pushed with the CPU I) after the o	l on the stack are register (Rdst - peration.	e moved to the extended n + 1). The stack pointer	
	POPM.W: 1 CPU register incremented restored CF	The 16-bit rears, starting d by $(n \times 2)$	gisters push with CPU re after the ins are cleared	ned on the stack gister (Rdst - n + struction. The M	are moved back to the - 1). The stack pointer is SBs (Rdst.19:16) of the	
Status Bits	Not affected, except SR is included in the operation					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected, except SR is included in the operation.					
Example	Restore the	20-bit regis	ters R9, R10	), R11, R12, R13	from the stack.	
	POPM.A	#5,R13	; Resto	re R9, R10, R11	, R12, R13	
Example	Restore the	16-bit regis	ters R9, R10	), R11, R12, R13	from the stack.	
	POPM.W	#5,R13	; R	estore R9, R10,	R11, R12, R13	

PUSHM.A PUSHM[.W]	Save n CPU registers (20-bit data) on the stack Save n CPU registers (16-bit words) on the stack					
Syntax	PUSHM.A $\#n,Rdst$ $1 \le n \le 16$ PUSHM.W $\#n,Rdst$ orPUSHM $\#n,Rdst$ $1 \le n \le 16$					
Operation	PUSHM.A: Save the 20-bit CPU register values on the stack. The stack pointer (SP) is decremented by four for each register stored on the stack. The MSBs are stored first (higher address).					
	PUSHM.W: Save the 16-bit CPU register values on the stack. The pointer is decremented by two for each register stored on the stack.				tack. The stack e stack.	
Description	PUSHM.A: The n CPU registers, starting with Rdst backwards, are stored on the stack. The stack pointer is decremented by $(n \times 4)$ after the operation. The data (Rn.19:0) of the pushed CPU registers is not affected.				ls, are stored on e operation. The	
	, starting with Rdst I decremented by (n d CPU registers is r	backwards, a $\times 2$ ) after the not affected.	re stored on the operation. The			
	Note : This instruction does not use the extension word.					
Status Bits	Not affected.					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	Save the five 20-bit registers R9, R10, R11, R12, R13 on the stack.					
	PUSHM.A	#5,R13	; Save R13, R	12, R11, R10	, R9	
Example	Save the five 10	6-bit register	s R9, R10, R11, R1	2, R13 on the	stack.	
	PUSHM.W	#5,R13	; Save R13, R1	2, R11, R10, I	R9	

* POPX.A * POPX[.W] * POPX.B	Restore single a Restore single v Restore single b	address-word fro word from the sta pyte from the sta	om the stack ack ick		
Syntax	POPX.A POPX dst POPX.B	dst or POPX.W dst	dst		
Operation	Restore the 8/ addresses are p word operands)	16/20-bit value possible. The state and by four (ad	from the stack to the destination. 20-bit ck pointer SP is incremented by two (byte and dress-word operand).		
Emulation	MOVX(.B,.A) @SP+,dst				
Description	The item on TOS is written to the destination operand. Register Mode, Inc Mode, Symbolic Mode, and Absolute Mode are possible. The stack poir incremented by two or four.				
	Note: the stack	pointer is incren	nented by two also for byte operations.		
Status Bits	Not affected.				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	Write the 16-bit value on TOS to the 20-bit address &EDE.				
	POPX.W	&EDE	; Write word to address EDE		
Example	Write the 20-bit	value on TOS to	o R9.		
	POPX.A	R9	; Write address-word to R9		

PUSHX.A PUSHX[.W] PUSHX.B	Save a single address-word on the stack Save a single word on the stack Save a single byte on the stack			
Syntax	PUSHX.A PUSHX src PUSHX.B	src or PUSHX.W src	src	
Operation	Save the 8/16/20-bit value of the source operand on the TOS. 20-bit addresses are possible. The stack pointer (SP) is decremented by two (byte and word operands) or by four (address-word operand) before the write operation.			
Description	The stack pointer is decremented by two (byte and word operands) or by four (address-word operand). Then the source operand is written to the TOS. All seven addressing modes are possible for the source operand.			
	Note : This inst	ruction does not	use the extension word.	
Status Bits	Not affected.			
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.			
Example	Save the byte at the 20-bit address &EDE on the stack.			
	PUSHX.B	&EDE	; Save byte at address EDE	
Example	Save the 20-bit	value in R9 on t	he stack.	
	PUSHX.A	R9	; Save address-word in R9	

RLAM.A RLAM[.W]	Rotate Left Arithmetically the 20-bit CPU register content Rotate Left Arithmetically the 16-bit CPU register content				
Syntax	$\begin{array}{lll} RLAM.A & \#n, Rdst & 1 \leq n \leq 4 \\ RLAM.W & \#n, Rdst & or & RLAM & \#n, Rdst & 1 \leq n \leq 4 \end{array}$				
Operation	$C \gets MSB \gets MSB\text{-}1 \ \ LSB\text{+}1 \gets LSB \gets 0$				
Description	The destination operand is shifted arithmetically left one, two, three, or four positions as shown in Figure 4–44. RLAM works as a multiplication (signed and unsigned) with 2, 4, 8, or 16. The word instruction RLAM.W clears the bits Rdst.19:16				
Status Bits	<ul> <li>N: Set if result is negative <ul> <li>A: Rdst.19 = 1, reset if Rdst.19 = 0</li> <li>W: Rdst.15 = 1, reset if Rdst.15 = 0</li> </ul> </li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from the MSB (n = 1), MSB-1 (n = 2), MSB-2 (n = 3), MSB-3 (n = 4)</li> <li>V: Undefined</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The 20-bit operand in R5 is shifted left by three positions. It operates equal to an arithmetic multiplication by 8.				

- RLAM.A #3,R5 ; R5 = R5 x 8
- Figure 4–44. Rotate Left Arithmetically RLAM[.W] and RLAM.A



* RLAX.A * RLAX[.W] * RLAX.B	Rotate left arithmetically address-word Rotate left arithmetically word Rotate left arithmetically byte			
Syntax	RLAX.B dst RLAX dst or RLAX.W dst RLAX.B dst			
Operation	C <- MSB <- MSB-1 LSB+1 <- LSB <- 0			
Emulation	ADDX.A dst,dst ADDX dst,dst ADDX.B dst,dst			
Description	The destination operand is shifted left one position as shown in Figure $4-45$ The MSB is shifted into the carry bit (C) and the LSB is filled with 0. The RLAX instruction acts as a signed multiplication by 2.			

Figure 4–45. Destination Operand—Arithmetic Shift Left



- **Example** The 20-bit value in R7 is multiplied by 2.
  - RLAX.A R7 ; Shift left R7 (20-bit)

* RLCX.A * RLCX[.W] * RLCX.B	Rotate left through carry address-word Rotate left through carry word Rotate left through carry byte				
Syntax	RLCX.A dst RLCX dst or RLCX.W dst RLCX.B dst				
Operation	C <- MSB <- MSB-1 LSB+1 <- LSB <- C				
Emulation	ADDCX.A dst,dst ADDCX dst,dst ADDCX.B dst,dst				
Description	The destination operand is shifted left one position as shown in Figure $4-46$ . The carry bit (C) is shifted into the LSB and the MSB is shifted into the carry bit (C).				

FIGULE 4-40. Destination Operatio-Carry Lett Sill	Figure 4–46.	Destination	Operand-	-Carr	/ Left Shift
---------------------------------------------------	--------------	-------------	----------	-------	--------------



Status Bits	N: Set if result is negative, reset if positive					
	Z: Set if	result is zero, re	eset otherwise			
	C: Loaded from the MSB					
	V: Set if	an arithmetic ov	verflow occurs			
	the ir	itial value is 040	$000h \le dst < 0C0000h$ ; reset otherwise			
	Set if an arithmetic overflow occurs:					
	the initial value is $04000h \le dst < 0C000h$ ; reset otherwise Set if an arithmetic overflow occurs:					
	the ir	itial value is 040	$Oh \leq dst < OCOh$ ; reset otherwise			
Mode Bits	OSCOFF	, CPUOFF, and (	GIE are not affected.			
Example	The 20-b	it value in R5 is s	shifted left one position.			
	RLCX.A	R5	; (R5 x 2) + C -> R5			
Example	The RAM	byte LEO is shift	ted left one position. PC is pointing to upper memory			
	RLCX.B	LEO	; RAM(LEO) x 2 + C -> RAM(LEO)			

RRAM.A RRAM[.W]	Rotate Right Arithmetically the 20-bit CPU register content Rotate Right Arithmetically the 16-bit CPU register content				
Syntax	RRAM.A #n, RRAM.W #n,	Rdst 1 ≤ n ≤ Rdst or RR	4 AM #n,Rdst	$1 \le n \le 4$	
Operation	$\text{MSB} \rightarrow \text{MSB}$ -	$MSB \to MSB \ \to MSB-1 \ \dots \ LSB+1 \to LSB \to C$			
Description	The destination operand is shifted right arithmetically by one, two, three, or four bit positions as shown in Figure 4–47. The MSB retains its value (sign). RRAM operates equal to a signed division by 2/4/8/16. The MSB is retained and shifted into MSB-1. The LSB+1 is shifted into the LSB, and the LSB is shifted into the carry bit C. The word instruction RRAM.W clears the bits Rdst.19:16.				
	Note : This inst	ruction does not	use the extension	on word.	
Status Bits	N: Set if res .A: Rdst .W: Rdst Z: Set if res C: Loaded f (n = 4) V: Reset	sult is negative 19 = 1, reset if I 15 = 1, reset if I sult is zero, reset from the LSB (n =	Rdst.19 = 0 Rdst.15 = 0 otherwise = 1), LSB+1 (n =	2), LSB+2 (n = 3), or LSB+3	
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The signed 20-	bit number in R5	is shifted arithm	netically right two positions.	
	RRAM.A	#2,R5	; R5/4 -> R5		
Example	The signed 20-l	bit value in R15 i	s multiplied by (	).75. (0.5 + 0.25) x R15	
	PUSHM.A	#1,R15	; Save extende	d R15 on stack	
	RRAM.A	#1,R15	; R15 × 0.5 -> F	R15	
	ADDX.A	@SP+,R15	; R15 × 0.5 + R	15 = 1.5 × R15 -> R15	
	RRAM.A	#1,R15	; (1.5 $ imes$ R15) $ imes$	0.5 = 0.75 × R15 -> R15	

Figure 4–47. Rotate Right Arithmetically RRAM[.W] and RRAM.A



RRAX.A RRAX[.W] RRAX.B	Rotate Right Arithmetically the 20-bit operand Rotate Right Arithmetically the 16-bit operand Rotate Right Arithmetically the 8-bit operand				
Syntax	RRAX.A Rdst RRAX.W Rdst RRAX Rdst RRAX.B Rdst RRAX.A dst				
	RRAX.W dst or RRAX dst RRAX.B dst				
Operation	$MSB \to MSB \to MSB\text{-}1 \mathrel{.} \ldots \mathrel{LSB}\text{+}1 \to LSB \to C$				
Description	Register Mode for the destination: the destination operand is shifted right by one bit position as shown in Figure 4–48. The MSB retains its value (sign). The word instruction RRAX.W clears the bits Rdst.19:16, the byte instruction RRAX.B clears the bits Rdst.19:8. The MSB retains its value (sign), the LSB is shifted into the carry bit. RRAX here operates equal to a signed division by 2. All other modes for the destination: the destination operand is shifted right arithmetically by one bit position as shown in Figure 4–49. The MSB retains its value (sign), the LSB is shifted into the carry bit. RRAX here operates equal to a signed division by 2. All addressing modes – with the exception of the Immediate Mode – are possible in the full memory.				
Status Bits	<ul> <li>N: Set if result is negative <ul> <li>.A: dst.19 = 1, reset if dst.19 = 0</li> <li>.W: dst.15 = 1, reset if dst.15 = 0</li> <li>.B: dst.7 = 1, reset if dst.7 = 0</li> </ul> </li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from LSB</li> <li>V: Reset</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				

ExampleThe signed 20-bit number in R5 is shifted arithmetically right four positions.RPT#4RAX.AR5; R5/16 -> R5ExampleThe signed 8-bit value in EDE is multiplied by 0.5.RRAX.B&EDE; EDE/2 -> EDEFigure 4-48. Rotate Right Arithmetically RRAX(.B,.A). Register Mode



Figure 4–49. Rotate Right Arithmetically RRAX(.B,.A). Non-Register Mode



RRCM.A RRCM[.W]	Rotate Right through carry the 20-bit CPU register content Rotate Right through carry the 16-bit CPU register content							
Syntax	RRCM.A RRCM.W	#n,Rdst #n,Rdst	1≤n≤4 or RRCM	#n,Rdst	$1 \le n \le 4$			
Operation	$C \rightarrow MSB \rightarrow MSB\text{-}1 \rightarrow \ LSB\text{+}1 \rightarrow LSB \rightarrow C$							
Description	The destination operand is shifted right by one, two, three, or four bit positions as shown in Figure 4–50. The carry bit C is shifted into the MSB, the LSB is shifted into the carry bit. The word instruction RRCM.W clears the bits Rdst.19:16							
	Note : This instruction does not use the extension word.							
Status Bits	<ul> <li>N: Set if result is negative <ul> <li>.A: Rdst.19 = 1, reset if Rdst.19 = 0</li> <li>.W: Rdst.15 = 1, reset if Rdst.15 = 0</li> </ul> </li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from the LSB (n = 1), LSB+1 (n = 2), LSB+2 (n = 3) or LSB+3 (n = 4)</li> <li>V: Reset</li> </ul>							
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.							
Example	The address-word in R5 is shifted right by three positions. The MSB-2 is loaded with 1.							
	SETC RRCM.A	#3,R5	; Prepa ; R5 = F	re carry for R5 » 3 + 200	MSB-2 000h			
Example	The word in R6 is shifted right by two positions. The MSB is loaded with the LSB. The MSB-1 is loaded with the contents of the carry flag.							
	RRCM.W	#2,R6	: R6 = F	R6 » 2. R6.1	19:16 = 0			

Figure 4–50. Rotate Right Through Carry RRCM[.W] and RRCM.A



RRCX.A RRCX[.W] RRCX.B	Rotate Right through carry the 20-bit operand Rotate Right through carry the 16-bit operand Rotate Right through carry the 8-bit operand						
Syntax	RRCX.A Rdst RRCX.W Rdst RRCX Rdst RRCX.B Rdst						
	RRCX.A dst RRCX.W dst or RRCX dst RRCX.B dst						
Operation	$C \rightarrow MSB \rightarrow MSB\text{-}1 \rightarrow \ LSB\text{+}1 \rightarrow LSB \rightarrow C$						
Description	<ul> <li>Register Mode for the destination: the destination operand is shifted right by one bit position as shown in Figure 4–51. The word instruction RRCX.W clears the bits Rdst.19:16, the byte instruction RRCX.B clears the bits Rdst.19:8. The carry bit C is shifted into the MSB, the LSB is shifted into the carry bit.</li> <li>All other modes for the destination: the destination operand is shifted right by one bit position as shown in Figure 4–52. The carry bit C is shifted into the MSB, the LSB is shifted into the MSB, the LSB is shifted right by one bit position as shown in Figure 4–52. The carry bit C is shifted into the MSB, the LSB is shifted into the modes – with the ex-</li> </ul>						
	ception of the Immediate Mode – are possible in the full memory.						
Status Bits	<ul> <li>N: Set if result is negative <ul> <li>.A: dst.19 = 1, reset if dst.19 = 0</li> <li>.W: dst.15 = 1, reset if dst.15 = 0</li> <li>.B: dst.7 = 1, reset if dst.7 = 0</li> </ul> </li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from LSB</li> <li>V: Reset</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						

Example	The 20-bit operand at address EDE is shifted right by one position. The MSB is loaded with 1.						
	SETC		; Prepare carry for MSB				
	RRCX.A	EDE	; EDE = EDE » 1 + 80000n				
Example	The word in R6 is shifted right by twelve positions.						
	RPT RRCX.W	#12 R6	; R6 = R6 » 12. R6.19:16 = 0				

Figure 4–51. Rotate Right Through Carry RRCX(.B,.A). Register Mode



Figure 4–52. Rotate Right Through Carry RRCX(.B,.A). Non-Register Mode


RRUM.A RRUM[.W]	Rotate Right Unsigned the 20-bit CPU register content Rotate Right Unsigned the 16-bit CPU register content						
Syntax	$\begin{array}{lll} RRUM.A & \#n, Rdst & 1 \leq n \leq 4 \\ RRUM.W & \#n, Rdst & or \ RRUM \ \#n, Rdst & 1 \leq n \leq 4 \end{array}$						
Operation	$0  \rightarrow MSB \rightarrow MSB\text{-}1 \ . \ \rightarrow \dots \ LSB\text{+}1 \rightarrow LSB \rightarrow C$						
Description	The destination operand is shifted right by one, two, three, or four bit positions as shown in Figure 4–53. Zero is shifted into the MSB, the LSB is shifted into the carry bit. RRUM works like an unsigned division by 2, 4, 8, or 16. The word instruction RRUM.W clears the bits Rdst.19:16.						
	Note : This instruction does not use the extension word.						
Status Bits	<ul> <li>N: Set if result is negative <ul> <li>.A: Rdst.19 = 1, reset if Rdst.19 = 0</li> <li>.W: Rdst.15 = 1, reset if Rdst.15 = 0</li> </ul> </li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from the LSB (n = 1), LSB+1 (n = 2), LSB+2 (n = 3) or LSB+3 (n = 4)</li> <li>V: Reset</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The unsigned address-word in R5 is divided by 16.						
	RRUM.A #4,R5 ; R5 = R5 » 4. R5/16						
Example	The word in R6 is shifted right by one bit. The MSB R6.15 is loaded with 0.						
	RRUM.W #1,R6 ; R6 = R6/2. R6.19:15 = 0						

Figure 4–53. Rotate Right Unsigned RRUM[.W] and RRUM.A



RRUX.A RRUX[.W] RRUX.B	Rotate Right unsigned the 20-bit operand Rotate Right unsigned the 16-bit operand Rotate Right unsigned the 8-bit operand					
Syntax	RRUX.A Rdst RRUX.W Rdst RRUX Rdst RRUX.B Rdst					
Operation	$C{=}0 \rightarrow MSB \rightarrow MSB{-}1 \rightarrow \ LSB{+}1 \rightarrow LSB \rightarrow C$					
Description	RRUX is valid for register Mode only: the destination operand is shifted right by one bit position as shown in Figure 4–54. The word instruction RRUX.W clears the bits Rdst.19:16. The byte instruction RRUX.B clears the bits Rdst.19:8. Zero is shifted into the MSB, the LSB is shifted into the carry bit.					
Status Bits	<ul> <li>N: Set if result is negative <ul> <li>.A: dst.19 = 1, reset if dst.19 = 0</li> <li>.W: dst.15 = 1, reset if dst.15 = 0</li> <li>.B: dst.7 = 1, reset if dst.7 = 0</li> </ul> </li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Loaded from LSB</li> <li>V: Reset</li> </ul>					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	The word in R6 is shifted right by twelve positions.					

RPT	#12	
RRUX.W	R6	; R6 = R6 » 12. R6.19:16 = 0

Figure 4–54. Rotate Right Unsigned RRUX(.B,.A). Register Mode





* SBCX.A * SBCX[.W] * SBCX.B	Subtract source and borrow/.NOT. carry from destination address-word Subtract source and borrow/.NOT. carry from destination word Subtract source and borrow/.NOT. carry from destination byte						
Syntax	SBCX.A SBCX SBCX.B	dst dst dst	or	SBCX.W	dst		
Operation	dst + 0FFI dst + 0FFI dst + 0FFI	dst + 0FFFFFh + C -> dst dst + 0FFFFh + C -> dst dst + 0FFh + C -> dst					
Emulation	SUBCX.A SUBCX SUBCX.B	# # #	≇0,dst ≇0,dst ≇0,dst				
Description	The carry contents c	bit (C) is a of the dest	idded to the ination are l	destination ost.	n operand m	inus one. The previous	
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB of the result, reset otherwise. Set to 1 if no borrow, reset if borrow.</li> <li>V: Set if an arithmetic overflow occurs, reset otherwise.</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The 8-bit of to by R12.	counter po	inted to by R	13 is subt	racted from a	a 16-bit counter pointed	
	SUBX.B SBCX.B	@R13 1(R12	3,0(R12) )	;	Subtract LS Subtract ca	SDs rry from MSD	
	Note: B	orrow Im	plementatio	on.			
	The borro	ow is treat	ed as a .NO	T. carry :	Borrow Yes No	Carry bit 0 1	

SUBX.A SUBX[.W] SUBX.B	Subtract source address-word from destination address-word Subtract source word from destination word Subtract source byte from destination byte						
Syntax	SUBX.Asrc,dstSUBXsrc,dst orSUBX.WSUBX.Bsrc,dst						
Operation	(.not. src) +	$1 + dst \rightarrow dst$	or $dst - src \rightarrow dst$				
Description	The source by adding the operand is operands me	operand is subtrane 1's complemer not affected. The nay be located in	acted from the destination operand. This is made nt of the source + 1 to the destination. The source result is written to the destination operand. Both the full address space.				
Status Bits	N: Set i Z: Set i C: Set i V: Set i tinati tive	Set if result is negative (src > dst), reset if positive (src <= dst) Set if result is zero (src = dst), reset otherwise (src $\neq$ dst) Set if there is a carry from the MSB, reset otherwise Set if the subtraction of a negative source operand from a positive des- tination operand delivers a negative result, or if the subtraction of a posi- tive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).					
Mode Bits	OSCOFF, C	CPUOFF, and GII	E are not affected.				
Example	A 20-bit constant 87654h is subtracted from EDE (LSBs) and EDE+2 (MSBs).						
	SUBX.A	#87654h,EDE	; Subtract 87654h from EDE+2 EDE				
Example	A table wor label TONI 2. R7.19:16	d pointed to by R if R7 contains zer 5 = 0	5 (20-bit address) is subtracted from R7. Jump to o after the instruction. R5 is auto-incremented by				
	SUBX.W JZ 	@R5+,R7 TONI	; Subtract table number from R7. R5 + 2 ; R7 = @R5 (before subtraction) ; R7 <> @R5 (before subtraction)				
Example	Byte CNT is Address of	s subtracted from CNT is within PC	the byte R12 points to in the full address space. $\pm 512$ K.				
	SUBX.B	CNT,0(R12)	; Subtract CNT from @R12				
	Note: Use S SUBX.A SUBX.A	SUBA for the follo Rsrc,Rdst or #imm20,Rdst	wing two cases for better density and execution.				

SUBCX.A SUBCX[.W] SUBCX.B	Subtract source address-word with carry from destination address-word Subtract source word with carry from destination word Subtract source byte with carry from destination byte						
Syntax	SUBCX.A SUBCX SUBCX.B	SUBCX.A src,dst SUBCX src,dst or SUBCX.W src,dst SUBCX.B src,dst					
Operation	(.not. src) +	$C + dst \to dst  \text{or} $	$dst - (src - 1) + C \rightarrow dst$				
Description	The source by adding t source oper Both operar	operand is subtracte he 1's complement o rand is not affected, th nds may be located i	d from the destination operand. This is made of the source + carry to the destination. The ne result is written to the destination operand. In the full address space.				
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the MSB, reset otherwise</li> <li>V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand delivers a nositive destination operand delivers a negative destination operand delivers a positive result reset otherwise (no overflow)</li> </ul>						
Mode Bits	OSCOFF, C	PUOFF, and GIE are	e not affected.				
Example	A 20-bit constant 87654h is subtracted from R5 with the carry from the previous instruction.						
	SUBCX.A	#87654h,R5	; Subtract 87654h + C from R5				
Example	A 48-bit number (3 words) pointed to by R5 (20-bit address) is subtracted from a 48-bit counter in RAM, pointed to by R7. R5 auto-increments to point to the next 48-bit number.						
	SUBX.W	@R5+,0(R7)	; Subtract LSBs. R5 + 2				
	SUBCX.W	@R5+,2(R7)	; Subtract MIDs with C. R5 + 2				
	SUBCX.W	@R5+,4(R7)	; Subtract MSBs with C. R5 + 2				
Example	Byte CNT is instruction i	s subtracted from the s used. 20-bit addres	byte, R12 points to. The carry of the previous sses.				
	SUBCX.B	&CNT,0(R12)	; Subtract byte CNT from @R12				

SWPBX.A SWPBX[.W]	Swap bytes of lower word Swap bytes of word					
Syntax	SWPBX.A SWPBX.W	dst dst	or	SWPI	BX	dst
Operation	dst.15:8 ⇔ dst.	7:0				
Description	Register Mode: Rn.15:8 are swapped with Rn.7:0. When the .A extension is used, Rn.19:16 are unchanged. When the .W extension is used, Rn.19:16 are cleared. Other Modes: When the .A extension is used, bits 31:20 of the destination address are cleared, bits 19:16 are left unchanged, and bits 15:8 are swapped with bits 7:0. When the .W extension is used, bits 15:8 are swapped with bits 7:0 of the addressed word.					
Status Bits	Not affected					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	Exchange the bytes of RAM address-word EDE.					
Example	MOVX.A SWPBX.A Exchange the b	#23456 EDE sytes of F	h,&EDE	E ; : ; :	23456h -> 25634h ->	> EDE > EDE
	MOVA SWPBX.W	#23456 R5	h,R5	; ;	23456h -> 05634h ->	> R5 > R5

Figure 4–55. Swap Bytes SWPBX.A Register Mode

Before SWI	PBX.A				
19 16	15	8	7		0
х	High Byte			Low Byte	
After SWPE	3X.A				
19 16	15	8	7		0
х	Low Byte			High Byte	

# Figure 4–56. Swap Bytes SWPBX.A In Memory

Before SWI	PBX.A			
31 20	19 16	15	8	7 0
х	х	High Byte		Low Byte
After SWPE	BX.A			
31 20	19 16	15	8	7 0
0	х	Low Byte		High Byte

## Figure 4–57. Swap Bytes SWPBX[.W] Register Mode

Before SW	PBX 15 8	7 0
х	High Byte	Low Byte
After SWPE	X	
19 16	15 8	7 0
0	Low Byte	High Byte

## Figure 4–58. Swap Bytes SWPBX[.W] In Memory

Before SWI	PBX					
	15		8	7		0
		High Byte			Low Byte	
After SWPE	3X		-			
	15		8	7		0
		Low Byte			High Byte	

SXTX.A SXTX[.W]	Extend sign of lower byte to address-word Extend sign of lower byte to word					
Syntax	SXTX.A SXTX.W	dst dst	or	SXTX	dst	
Operation	dst.7 $\rightarrow$ ds	t.15:8, R	dst.7 $\rightarrow$	Rdst.19	8 (Register Mode)	
Description	Register Mode: The sign of the low byte of the operand (Rdst.7) is extended into the bits Rdst.19:8.					
	Other Modes: SXTX.A: the sign of the low byte of the operand (dst.7) is extended into dst.19:8. The bits dst.31:20 are cleared.					
	SXTX[.W]: the sign of the low byte of the operand (dst.7) is extended into dst.15:8.					
Status Bits	<ul> <li>N: Set if result is negative, reset otherwise</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if result is not zero, reset otherwise (C = .not.Z)</li> <li>V: Reset</li> </ul>					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	The signed 8-bit data in EDE.7:0 is sign extended to 20 bits: EDE.19:8. Bits 31:20 located in EDE+2 are cleared.					
	SXTX.A	&EDE		; Si	gn extended EDE -> EDE+2/EDE	

Figure 4–59. Sign Extend SXTX.A

SXTX.A Rdst						
	19	16	15	8	76	0
	•				S	
SXTX.A dst 31	20 <b>19</b>	16	15	8	76	0
0	 0				S	

# Figure 4–60. Sign Extend SXTX[.W]



* TSTX.A * TSTX[.W] * TSTX.B	Test destination address-word Test destination word Test destination byte					
Syntax	TSTX.A TSTX TST.B	dst dst or dst	TST.W dst			
Operation	dst + 0FFFFFh + 1 dst + 0FFFFh + 1 dst + 0FFh + 1					
Emulation	CMPX.A CMPX CMPX.B	#0,dst #0,dst #0,dst				
Description	The destinat according to	ion operar the result.	nd is compar The destination	ed with zero. The status bits are set on is not affected.		
Status Bits	<ul> <li>N: Set if destination is negative, reset if positive</li> <li>Z: Set if destination contains zero, reset otherwise</li> <li>C: Set</li> <li>V: Reset</li> </ul>					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	RAM byte LEO is tested; PC is pointing to upper memory. If it is negative, continue at LEONEG; if it is positive but not zero, continue at LEOPOS.					
	LEOPOS LEONEG LEOZERO	TSTX.B JN JZ 	LEO LEONEG LEOZERO	; Test LEO ; LEO is negative ; LEO is zero ; LEO is positive but not zero ; LEO is negative ; LEO is zero		

XORX.A XORX[.W] XORX.B	Exclusive OR source address-word with destination address-word Exclusive OR source word with destination word Exclusive OR source byte with destination byte					
Syntax	XORX.A XORX XORX.B	src,dst src,dst or XORX.W src,dst	src,dst			
Operation	src .xor. dst	$\rightarrow$ dst				
Description	The source and destination operands are exclusively ORed. The result is placed into the destination. The source operand is not affected. The previous contents of the destination are lost. Both operands may be located in the full address space.					
Status Bits	<ul> <li>N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if result is not zero, reset otherwise (carry = .not. Zero)</li> <li>V: Set if both operands are negative (before execution), reset otherwise.</li> </ul>					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	Toggle bits in address-word CNTR (20-bit data) with information in address-word TONI (20-bit address).					
	XORX.A	TONI,&CNTR	; Toggle bits in CNTR			
Example	A table word pointed to by R5 (20-bit address) is used to toggle bits in R6.					
	XORX.W	@R5,R6	; Toggle bits in R6. R6.19:16 = 0			
Example	Reset to zer byte EDE (2	o those bits in the low b 0-bit address).	byte of R7 that are different from the bits in			
	XORX.B	EDE,R7	; Set different bits to 1 in R7			
	INV.B	R7	; Invert low byte of R7. R7.19:8 = 0.			

## 4.6.4 Address Instructions

MSP430X address instructions are instructions that support 20-bit operands but have restricted addressing modes. The addressing modes are restricted to the Register mode and the Immediate mode, except for the MOVA instruction. Restricting the addressing modes removes the need for the additional extension-word op-code improving code density and execution time. The MSP430X address instructions are listed and described in the following pages.

ADDA	Add 20-bit source to a 20-bit destination register					
Syntax	ADDA ADDA	Rsrc,Rdst #imm20,Rdst				
Operation	src + Rdst -	→ Rdst				
Description	The 20-bit source operand is added to the 20-bit destination CPU register. The previous contents of the destination are lost. The source operand is not affected.					
Status Bits	<ul> <li>N: Set if result is negative (Rdst.19 = 1), reset if positive (Rdst.19 = 0)</li> <li>Z: Set if result is zero, reset otherwise</li> <li>C: Set if there is a carry from the 20-bit result, reset otherwise</li> <li>V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise.</li> </ul>					
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	R5 is increased by 0A4320h. The jump to TONI is performed if a carry occurs.					
	ADDA JC 	#0A4320h,R5 TONI	; Add A4320h to 20-bit R5 ; Jump on carry ; No carry occurred			

* BRA	Branch to destination							
Syntax	BRA dst							
Operation	$\text{dst} \to \text{PC}$							
Emulation	MOVA dst,	PC						
Description	An uncondi address spa instruction contained ir (LSBs) and	An unconditional branch is taken to a 20-bit address anywhere in the full address space. All seven source addressing modes can be used. The branch instruction is an address-word instruction. If the destination address is contained in a memory location X, it is contained in two ascending words: X (LSBs) and (X + 2) (MSBs).						
Status Bits	N: Not a Z: Not a C: Not a V: Not a	<ul> <li>N: Not affected</li> <li>Z: Not affected</li> <li>C: Not affected</li> <li>V: Not affected</li> </ul>						
Mode Bits	OSCOFF, C	PUOFF, and GI	E are not aff	ected.				
Examples	Examples for	or all addressing	modes are g	given.				
	Immediate Mode: Branch to label EDE located anywhere in the 20-bit address space or branch directly to address.							
	BRA BRA	#EDE #01AA04h	; MOVA	#imm20,PC				
	Symbolic Mode: Branch to the 20-bit address contained in addresses EXEC (LSBs) and EXEC+2 (MSBs). EXEC is located at the address (PC + X) where X is within $\pm$ 32 K. Indirect addressing.							
	BRA	EXEC	; MOVA	z16(PC),PC				
	Note: if the 16-bit index is not sufficient, a 20-bit index may be used with the following instruction.							
	MOVX.A	EXEC,PC	; 1M byte ra	ange with 20-bit index				
	Absolute Mode: Branch to the 20-bit address contained in absolute address EXEC (LSBs) and EXEC+2 (MSBs). Indirect addressing.							
	BRA	&EXEC	; MOVA	&abs20,PC				
	Register Mo R5.	ode: Branch to th	e 20-bit addr	ress contained in register R5. Indirect				
	BRA	R5	; MOVA	R5,PC				

Indirect Mode: Branch to the 20-bit address contained in the word pointed to by register R5 (LSBs). The MSBs have the address (R5 + 2). Indirect, indirect R5.

#### BRA @R5 ; MOVA @R5,PC

Indirect, Auto-Increment Mode: Branch to the 20-bit address contained in the words pointed to by register R5 and increment the address in R5 afterwards by 4. The next time the S/W flow uses R5 as a pointer, it can alter the program execution due to access to the next address in the table pointed to by R5. Indirect, indirect R5.

BRA @R5+ ; MOVA @R5+,PC. R5 + 4

Indexed Mode: Branch to the 20-bit address contained in the address pointed to by register (R5 + X) (e.g. a table with addresses starting at X). (R5 + X) points to the LSBs, (R5 + X + 2) points to the MSBs of the address. X is within R5  $\pm$  32 K. Indirect, indirect (R5 + X).

BRA X(R5) ; MOVA z16(R5),PC

Note: if the 16-bit index is not sufficient, a 20-bit index X may be used with the following instruction:

MOVX.A X(R5),PC ; 1M byte range with 20-bit index

CALLA	Call a Subroutine						
Syntax	CALLA	dst					
Operation	dst SP – 2 PC.19:16 SP – 2 PC.15:0 tmp	$\begin{array}{rcl} \rightarrow & tmp \ 20-t \\ \rightarrow & SP \\ \rightarrow & @ SP \\ \rightarrow & SP \\ \rightarrow & @ SP \\ \rightarrow & @ SP \\ \rightarrow & PC \end{array}$	bit dst is evaluated and stored updated PC with return address to TOS (MSBs) updated PC to TOS (LSBs) saved 20-bit dst to PC				
Description	A subroutin space. All s an address memory loc (X + 2) (MS The return i	e call is made even source s-word instru- cation X, it is Bs). Two wo is made with	de to a 20-bit address anywhere in the full address addressing modes can be used. The call instruction is ction. If the destination address is contained in a contained in two ascending words: X (LSBs) and rds on the stack are needed for the return address. the instruction RETA.				
Status Bits	N: Not a Z: Not a C: Not a V: Not a	affected affected affected affected					
Mode Bits	OSCOFF, C	CPUOFF, and	I GIE are not affected.				
Examples	Examples f	mples for all addressing modes are given.					
	Immediate	Mode: Call a	subroutine at label EXEC or call directly an address.				
	CALLA	#EXEC	; Start address EXEC				
	CALLA	#01AA04h	; Start address 01AA04h				
	Symbolic M es EXEC ( (PC + X) wl	nbolic Mode: Call a subroutine at the 20-bit address contained in address- EXEC (LSBs) and EXEC+2 (MSBs). EXEC is located at the address C + X) where X is within ±32 K. Indirect addressing.					
	CALLA	EXEC	; Start address at @EXEC. z16(PC)				
	Absolute M addresses	ode: Call a si EXEC (LSBs	ubroutine at the 20-bit address contained in absolute ) and EXEC+2 (MSBs). Indirect addressing.				
	CALLA	&EXEC	; Start address at @EXEC				
	Register Mo R5. Indirect	ode: Call a si t R5.	ubroutine at the 20-bit address contained in register				
	CALLA	R5	; Start address at @R5				

Indirect Mode: Call a subroutine at the 20-bit address contained in the word pointed to by register R5 (LSBs). The MSBs have the address (R5 + 2). Indirect, indirect R5.

### CALLA @R5 ; Start address at @R5

Indirect, Auto-Increment Mode: Call a subroutine at the 20-bit address contained in the words pointed to by register R5 and increment the 20-bit address in R5 afterwards by 4. The next time the S/W flow uses R5 as a pointer, it can alter the program execution due to access to the next word address in the table pointed to by R5. Indirect, indirect R5.

CALLA @R5+ ; Start address at @R5. R5 + 4

Indexed Mode: Call a subroutine at the 20-bit address contained in the address pointed to by register (R5 + X) e.g. a table with addresses starting at X. (R5 + X) points to the LSBs, (R5 + X + 2) points to the MSBs of the word address. X is within R5  $\pm$ 32 K. Indirect, indirect (R5 + X).

CALLA X(R5) ; Start address at @(R5+X). z16(R5)

* CLRA	Clear 20-bit destination register				
Syntax	CLRA	Rdst			
Operation	0 –> Rdst				
Emulation	MOVA	#0,Rdst			
Description	The destination register is cleared				
Status Bits	Status bits are not affected.				
Example	The 20-bit value in R10 is clear		) is cleared.		
	CLRA	R10	; 0 –> R10		

СМРА	Compare the 20-bit source with a 20-bit destination register						
Syntax	CMPA Rs CMPA #in	rc,Rdst nm20,Rdst					
Operation	(.not. src) + 1 +	- Rdst or Rdst –	SIC				
Description	The 20-bit sour register. This is destination reg	The 20-bit source operand is subtracted from the 20-bit destination CPU register. This is made by adding the 1's complement of the source + 1 to the destination register. The result affects only the status bits.					
Status Bits	<ul> <li>N: Set if result is negative (src &gt; dst), reset if positive (src &lt;= dst)</li> <li>Z: Set if result is zero (src = dst), reset otherwise (src ≠ dst)</li> <li>C: Set if there is a carry from the MSB, reset otherwise</li> <li>V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a negative destination operand delivers a positive result, reset otherwise (no overflow).</li> </ul>						
Mode Bits	OSCOFF, CPU	OFF, and GIE are n	ot affected.				
Example	A 20-bit immediate operand and R6 are compared. If they are equal the program continues at label EQUAL.						
	CMPA	#12345h,R6	; Compare R6 with 12345h				
	JEQ	EQUAL	; R5 = 12345h				
			; Not equal				
Example	The 20-bit value equal to R6, the	es in R5 and R6 are e e program continues	compared. If R5 is greater than (signed) or at label GRE.				
	CMPA	R6,R5	; Compare R6 with R5 (R5 – R6)				
	JGE	GRE	; R5 >= R6				
			: R5 < R6				

* DECDA	Double-decrement 20-bit destination register				
Syntax	DECDA Rdst				
Operation	Rdst – 2 –> Rdst				
Emulation	SUBA #2,Rdst				
Description	The destination register is decremented by two. The original contents are lost.				
Status Bits	<ul> <li>N: Set if result is negative, reset if positive</li> <li>Z: Set if Rdst contained 2, reset otherwise</li> <li>C: Reset if Rdst contained 0 or 1, set otherwise</li> <li>V: Set if an arithmetic overflow occurs, otherwise reset.</li> </ul>				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.				
Example	The 20-bit value in R5 is decremented by 2				
	DECDA R5 ; Decrement R5 by two				

* INCDA	Double-increment 20-bit destination register							
Syntax	INCDA	A Rdst						
Operation	dst + 2 ->	st + 2 -> dst						
Emulation	ADDA	\DDA #2,Rdst						
Example	The destir	The destination register is incremented by two. The original contents are lost						
Status Bits	N: Set if Z: Set if Set if C: Set if Set if Set if V: Set if Set if Set if	result is negative Rdst contained ( Rdst contained (	e, reset if positive DFFFEh, reset otherwise DFFFEh, reset otherwise DFEh, reset otherwise DFFFEh or 0FFFFh, reset otherwise DFFFEh or 0FFFFh, reset otherwise DFEh or 0FFh, reset otherwise DFFFEh or 07FFFh, reset otherwise D7FFEh or 07FFFh, reset otherwise D7FFEh or 07FFFh, reset otherwise					
Mode Bits	OSCOFF,	CPUOFF, and G	alE are not affected.					
Example	The 20-bit	value in R5 is ir	cremented by 2					
	INCDA	R5	; Increment R5 by two					

MOVA	Move the 20-bit source to the 20-bit destination				
Syntax	MOVA MOVA MOVA MOVA MOVA MOVA MOVA MOVA	Rsrc,Rdst #imm20,Rdst z16(Rsrc),Rdst EDE,Rdst &abs20,Rdst @Rsrc,Rdst @Rsrc+,Rdst Rsrc,z16(Rdst) Rsrc,&abs20			
Operation	m src  ightarrow  ightarrow  m Rsrc  ightarrow  ightarrow	Rdst dst			
Description	The 20-bit s	source operand not affected. The	is moved to the 20-bit destination. The source previous content of the destination is lost.		
Status Bits	Not affected	Ł			
Mode Bits	OSCOFF, C	PUOFF, and GIE	are not affected.		
Examples	Copy 20-bit	8.			
	MOVA	R9,R8	; R9 -> R8		
	Write 20-bit	immediate value	e 12345h to R12.		
	MOVA	#12345h,R12	; 12345h -> R12		
	Copy 20-bit value addressed by (R9 + 100h) to R8. Source dresses (R9 + 100h) LSBs and (R9 + 102h) MSBs				
	MOVA	100h(R9),R8	; Index: $\pm$ 32 K. 2 words transferred		
	Move 20-bit value in 20-bit absolute addresses EDE (LSBs) and (MSBs) to R12.				
	MOVA	&EDE,R12	; &EDE -> R12. 2 words transferred		
	Move 20-bit value in 20-bit addresses EDE (LSBs) and EDE+2 (MSBs) to R12. PC index $\pm 32$ K.				
	MOVA	EDE,R12	; EDE -> R12. 2 words transferred		
	Copy 20-bit addresses	t value R9 points @R9 LSBs and @	s to (20 bit address) to R8. Source operand in (R9 + 2) MSBs.		
	MOVA	@R9,R8	; @R9 -> R8. 2 words transferred		

Copy 20-bit value R9 points to (20 bit address) to R8. R9 is incremented by four afterwards. Source operand in addresses @R9 LSBs and @(R9 + 2) MSBs.

MOVA @R9+,R8 ; @R9 -> R8. R9 + 4. 2 words transferred.

Copy 20-bit value in R8 to destination addressed by (R9 + 100h). Destination operand in addresses @(R9 + 100h) LSBs and @(R9 + 102h) MSBs.

MOVA R8,100h(R9) ; Index: +- 32 K. 2 words transferred

Move 20-bit value in R13 to 20-bit absolute addresses EDE (LSBs) and EDE+2 (MSBs).

MOVA R13,&EDE ; R13 -> EDE. 2 words transferred

Move 20-bit value in R13 to 20-bit addresses EDE (LSBs) and EDE+2 (MSBs). PC index  $\pm 32$  K.

MOVA R13,EDE ; R13 -> EDE. 2 words transferred

* RETA	Return from subroutine					
Syntax	RETA					
Operation	@SP - SP + 2 - @SP - SP + 2 -	<ul> <li>→ PC.15:0</li> <li>→ SP</li> <li>→ PC.19:1</li> <li>→ SP</li> </ul>	) LSBs( 6 MSBs(	15:0) of saved PC to PC.15:0 (19:16) of saved PC to PC.19:16		
Emulation	MOVA	@SP+,I	PC			
Description	The 20-bit return address information, pushed onto the stack by a CALLA instruction, is restored to the program counter PC. The program continues at the address following the subroutine call. The status register bits SR.11:0 are not affected. This allows the transfer of information with these bits.					
Status Bits	N: No Z: No C: No V: No	affected at affected at affected at affected at affected				
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.					
Example	Call a subroutine SUBR from anywhere in the 20-bit address space and return to the address after the CALLA.					
	C  SUBR F	:ALLA 'USHM.A	#SUBR #2,R14	; Call subroutine starting at SUBR ; Return by RETA to here ; Save R14 and R13 (20 bit data) ; Subroutine code		
	F	OPM.A RETA	#2,R14	; Restore R13 and R14 (20 bit data) ; Return (to full address space)		

* TSTA	Test 20-bit destination register						
Syntax	TSTA	Rdst					
Operation	dst + 0FFFFFh + 1 dst + 0FFFFh + 1 dst + 0FFh + 1						
Emulation	CMPA	#0,Rdst					
Description	The destination register is compared with zero. The status bits are set according to the result. The destination register is not affected.						
Status Bits	<ul> <li>N: Set if destination register is negative, reset if positive</li> <li>Z: Set if destination register contains zero, reset otherwise</li> <li>C: Set</li> <li>V: Reset</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The 20-bit value in R7 is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at R7POS.						
	R7POS R7NEG R7ZERO	TSTA JN JZ 	R7 R7NEG R7ZERO	; Test R7 ; R7 is negative ; R7 is zero ; R7 is positive but not zero ; R7 is negative ; R7 is zero			

SUBA	Subtract 20-bit source from 20-bit destination register						
Syntax	SUBA SUBA	Rsrc,Rdst #imm20,Rdst					
Operation	$(.not.src) + 1 + Rdst \rightarrow Rdst  or  Rdst - src \rightarrow Rdst$						
Description	The 20-bit source operand is subtracted from the 20-bit destination register. This is made by adding the 1's complement of the source $+ 1$ to the destination. The result is written to the destination register, the source is not affected.						
Status Bits	<ul> <li>N: Set if result is negative (src &gt; dst), reset if positive (src &lt;= dst)</li> <li>Z: Set if result is zero (src = dst), reset otherwise (src ≠ dst)</li> <li>C: Set if there is a carry from the MSB (Rdst.19), reset otherwise</li> <li>V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).</li> </ul>						
Mode Bits	OSCOFF, CPUOFF, and GIE are not affected.						
Example	The 20-bit value in R5 is subtracted from R6. If a carry occurs, the program continues at label TONI.						
	SUBA	R5,R6	; R6 – F	35 -> R6			
	JC	TONI	; Carry	occurred			
			; No car	ry			